Details, datasheet, quote on part number: AM53CF96
CategoryInterface and Interconnect => SCSI => Controller
DescriptionEnhanced Scsi-2 Controller (esc)
CompanyAdvanced Micro Systems, Inc.
DatasheetDownload AM53CF96 datasheet
Find where to buy


Features, Applications

Pin/function compatible with Emulex FAS216/236 AMD's Patented programmable GLITCH EATERTM Circuitry on REQ and ACK inputs 10 Mbytes/s synchronous Fast SCSI transfer rate 20 Mbytes/s DMA transfer rate 16-Bit DMA interface plus 2 bits of parity Flexible three bus architecture Single-ended SCSI bus supported by Am53CF94 Differential SCSI bus supported by Am53CF96 Selection of multiplexed or non-multiplexed address and data bus High current drivers (48 mA) for direct connection to the single-ended SCSI bus Supports Disconnect and Reselect commands Supports burst mode DMA operation with a threshold of eight Supports 3-byte tagged-queueing as per the SCSI-2 specification Supports group 2 and 5 command recognition as per the SCSI-2 specification Advanced CMOS process for lower power consumption

AMD's exclusive programmable power-down feature 24-Bit extended transfer counter allows for data block transfer to 16 Mbytes Independently programmable 3-byte message and group 2 identification Additional check for ID message during bus-initiated Select with ATN Reselection has QTAG features of ATN3 Access FIFO Command Delayed enable signal for differential drivers avoid contention on SCSI differential lines Programmable Active Negation on REQ, ACK and Data lines Register programmable control of assertion/ deassertion delay for REQ and ACK lines Part-unique ID code Am53CF94 available in 84-pin PLCC package Am53CF96 available in 100-pin PQFP package Am53CF94 available 3.3 V version Supports clock operating frequencies from 10 MHz­40 MHz Supports Scatter-Gather or Back-to-Back synchronous data transfers

The Enhanced SCSI-2 Controller (ESC) was designed to support Fast SCSI-2 transfer rates to 10 Mbytes/s in synchronous mode and to 7 Mbytes/s in the asynchronous mode. The ESC is downward compatible with the Am53C94/96, combining its functionality with features such as Fast SCSI, programmable Active Negation, a 24-bit transfer counter, and a part-unique ID code containing manufacturer and serial # information. AMD's proprietary features such as power-down mode for SCSI transceivers, programmable GLITCH EATER, and extended Target command set are also included for improved product performance. The Enhanced SCSI-2 Controller (ESC) has a flexible three bus architecture. The ESC has a 16-bit DMA interface, an 8-bit host data interface and an 8-bit SCSI data interface. The ESC is designed to minimize host intervention by implementing common SCSI sequences in hardware. An on-chip state machine reduces protocol overheads by performing the required sequences in response to a single command from the host. Selection, reselection, information transfer and disconnection commands are directly supported. The 16-byte-internal FIFO further assists in minimizing host involvement. The FIFO provides a temporary storage for all command, data, status and message bytes as they are transferred between the 16-bit host data bus and the 8-bit SCSI data bus. During DMA operations the FIFO acts as a buffer to allow greater latency in the DMA channel. This permits the DMA channel to be suspended for higher priority operations such as DRAM refresh or reception of an ISDN packet. Parity on the DMA bus is optional. Parity can either be generated and checked or it can be simply passed through. The Target command set for the Am53CF94/96 includes an additional command, the Access FIFO command, to allow the host or DMA controller to remove remaining FIFO data following the host's issuance of a Target abort DMA command or following an abort due to

Publication# 17348 Rev. C Issue Date: November 1999 Amendment /0

AMD parity error. This command facilitates data recovery and thereby minimizes the need to re-transmit data. AMD's exclusive power-down feature can be enabled to help reduce power consumption during the chip's sleep mode. The receivers on the SCSI bus may be turned off to eliminate current that may flow because termination power V) is close to the trip point of the input buffers. The patented GLITCH EATER Circuitry in the Enhanced SCSI-2 Controller can be programmed to filter glitches with widths to 35 ns. It is designed to dramatically increase system reliability by detecting and removing glitches that may cause system failure. The GLITCH EATER Circuitry is implemented on the ACK and REQ lines since they are most susceptible to electrical anomalies such as reflections and voltage spikes. Such signal inconsistencies can trigger false REQ/ACK handshaking, false data transfers, addition of random data, and double clocking. AMD's GLITCH EATER Circuitry therefore maintains system performance and improves reliability. The following diagram illustrates this circuit's operation. The Am53CF94 is also available 3.3 V version.

AMD's Device with the GLITCH EATER Circuit

Note: The Glitch Window is programmable via Control Register Four (0DH), bits & 7. Window may be set 35 ns (max). Default setting 12 ns (single-ended).

Addr 9 Data 9 16 SCSI Control SCSI Data

BUSMD 1 BUSMD 0 DMAWR WR RD Address Bus 8-Bit Data Bus DMA 7­0 DACK DREQ Host Processor Bus Controller

DMAWR WR RD Address Bus A 3­0 Data Bus DMA 15­0 Host Processor Bus Controller


Some Part number from the same manufacture Advanced Micro Systems, Inc.
AM586 Microprocessor
AM79489 Subscriber Line Interface Circuit
AM7968 Taxichip(tm) Integrated Circuits
AM79761 Pcnet(tm)-fast i i i Single-chip 10/100 MBPS Pci Ethernet Controller With Integrated PHY
AM79865 Physical Data Transmitter
AM7992B Pcnet(tm)-fast i i i Single-chip 10/100 MBPS Pci Ethernet Controller With Integrated PHY
AM7996EVAL-HW Ethernet/cheapernet Transceiver Evaluation Kit
AM79C100 Pcnet(tm)-fast i i i Single-chip 10/100 MBPS Pci Ethernet Controller With Integrated PHY
AM79C850 Supernet 3
AM79C864A Fddi Physical Layer Controller (plc) With Scramble
AM79C871 Pcnet(tm)-fast i i i Single-chip 10/100 MBPS Pci Ethernet Controller With Integrated PHY
AM79C873 Netphy(tm) -1 10/100mb Per Second Ethernet Physical Layer Single-chip Transceiver
AM79C874 Netphy (tm)-1lp Low Power 10/100-tx/fx Ethernet Transceiver
AM79C90 Local Area Network Controller
AM79C930 Pcnet(tm)-mobile Single-chip Wireless Lan Media Access Controller
AM79C930EVAL-HW Pcnet-mobile Evaluation Kit
AM79C940 Pcnet(tm)-fast i i i Single-chip 10/100 MBPS Pci Ethernet Controller With Integrated PHY
AM79C960 Pcnet(tm) -isa Single-chip Ethernet Controller

AM27C040-150 : 4 Megabit CMOS EPROM: 512kx8

AM28F010A : 1M Flash 12v 10k Cycle Embedded Algorithm Only: 128kx8

AM28F256-150 : 256K 256 Kilobit (32 K X 8-bit) CMOS 12.0 Volt, Bulk Erase Flash Memory

AM28F512 : 512K 512 Kilobit (64 K X 8-bit) CMOS 12.0 Volt, Bulk Erase Flash Memory

AM29F032B-120 : 32M 32mb CMOS 5.0 Volt-only, Uniform Sector Flash Memory: 4m x8

AM29LV002B-100 : 2 Mb 2 MB (256kx8-bit) CMOS 3.0 Volt-only, Boot Sector Flash Memory

AM7968-175 : Taxichip(tm) Integrated Circuits

AM79C970 : Pcnet(tm) -pci Single-chip Ethernet Controller For Pci Local Bus

AMD-640AC : System Controllers System Controller

AMD-K5-PR100ABQ : X86/i960(tm) Family 5th Generation Risc86 Processor

AMD-K7600MTR51BA : X86/i960(tm) Family Amd Athlon Processor

ELANSC310 : CISC->X86/X96 Family Single-chip, 32-bit, Pc/at Microcontroller

0-C     D-L     M-R     S-Z