Details, datasheet, quote on part number: AS7C3256PFS18A-5TQC
Description3.3V Fast Asynchronous, 256K, 32Kx8
CompanyAlliance Semiconductor
DatasheetDownload AS7C3256PFS18A-5TQC datasheet


Features, Applications

AS7C256 (5V version) AS7C3256 (3.3V version) Industrial and commercial temperature Organization: 32,768 words 8 bits High speed

12/15/20 ns address access time ns output enable access time

Easy memory expansion with CE and OE inputs TTL-compatible, three-state I/O 28-pin JEDEC standard packages

Maximum address access time Maximum output enable access time Maximum operating current Maximum CMOS standby current AS7C256 AS7C3256

The a 5V/3.3V high-performance CMOS 262,144-bit Static Random-Access Memory (SRAM) device organized as 32,768 words 8 bits. It is designed for memory applications requiring fast data access at low voltage, including PentiumTM, PowerPCTM, and portable computing. Alliance's advanced circuit design and process techniques permit 3.3V operation without sacrificing performance or operating margins. The device enters standby mode when CE is high. CMOS standby mode consumes 3.6 mW. Normal operation offers 75% power reduction after initial access, resulting in significant power savings during CPU idle, suspend, and stretch mode. Equal address access and cycle times (tAA, tRC, tWC) 12/15/20 ns with output enable access times (tOE) 8 ns are ideal for high-performance applications. The chip enable (CE) input permits easy memory expansion with multiple-bank memory organizations. A write cycle is accomplished by asserting chip enable (CE) and write enable (WE) LOW. Data on the input pins I/O0-I/O7 is written on the rising edge of WE (write cycle or CE (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (OE) or write enable (WE). A read cycle is accomplished by asserting chip enable (CE) and output enable (OE) LOW, with write enable (WE) high. The chip drives I/O pins with the data word referenced by the input address. When chip enable or output enable is high, or write enable is low, output drivers stay in high-impedance mode. All chip inputs and outputs are TTL-compatible and 5V tolerant. Operation is from a single 3.30.3V supply. The AS7C(3)256A is packaged in high volume industry standard packages.

Parameter Voltage on VCC relative to GND Voltage on any pin relative to GND Power dissipation Storage temperature (plastic) Ambient temperature with VCC applied DC current into outputs (low) Device AS7C256 AS7C3256 Symbol Vt2 PD Tstg Tbias IOUT Min Max +7.0 +5.0 VCC Unit

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

WE OE Data High Z High Z DOUT DIN Mode Standby (ISB, ISB1) Output disable (ICC) Read (ICC) Write (ICC)

Parameter Supply voltage Device AS7C3256 AS7C256 Input voltage AS7C3256 Ambient operating temperature

-12 Parameter Input leakage current Sym Test conditions |ILI| VCC = Max, Vin = GND to VCC Device Both

Output leakage V = Max, |ILO| CC current VOUT = GND to VCC Operating power supply current ICC VCC = Max, CE VIL f = fMax, IOUT = 0mA VCC = Max, CE VIL f = fMax, IOUT = 0mA

Parameter Input capacitance I/O capacitance Symbol CIN CI/O Signals A, CE, WE, OE I/O Test conditions Vin = 0V Vin = Vout = 0V Max 5 7 Unit pF


Related products with the same datasheet
Some Part number from the same manufacture Alliance Semiconductor
AS7C33128PFD32A 3.3V Synchronous, 4M, 128Kx32
AS7C33128PFD36A 3.3V Synchronous, 4M, 128Kx36
AS7C33128PFS16A 3.3V Synchronous, 2M, 128Kx16
AS7C33128PFS32A 3.3V Synchronous, 4M, 128Kx32
AS7C33128PFS36A 3.3V Synchronous, 4M, 128Kx36
AS7C331MNTD18A 3.3V NTD TM Synchronous SRAM, 18M, 1Mx18
AS7C331MPFD18A 3.3V Synchronous, 18M, 1Mx18
AS7C33232F 3.3v 32kx32 Synchronous Burst SRAM

AS7C256-12TC : 5V Fast Asynchronous, 256K, 32Kx8

AS7C34098-12BI : 3.3V Fast Asynchronous, 4M, 256Kx16

P2042A :

AS9C25512M2018L-250BC : 2.5V 512/256k x 18 Synchronous Dual-port SRAM with 3.3V or 2.5V Interface

P1819G-08TT : Low Power Mobile VGA EMI Reduction IC

AS7C33512NTF36A-75TQC : 3.3V 512K x 32/36 Pipelined Burst Synchronous SRAM

AS7C251MNTF32A-85TQCN : 2.5V 1M x 32/36 Pipelined Burst Synchronous SRAM

AS7C331MFT36A-10TQIN : 3.3V 1M x 32/36 Pipelined Burst Synchronous SRAM

ASM3P2183A-08ST : Peak Reducing EMI Solution

U6264AS1G07LLG1 : 8K X 8 STANDARD SRAM, 70 ns, PDSO28 Specifications: Memory Category: SRAM Chip ; Density: 66 kbits ; Number of Words: 8 k ; Bits per Word: 8 bits ; Package Type: SOP, 0.330 INCH, SOP-28 ; Pins: 28 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 70 ns ; Operating Temperature: -40 to 125 C (-40 to 257 F)

UL62H1616ATK20G1 : 64K X 16 STANDARD SRAM, 15 ns, PDSO44 Specifications: Memory Category: SRAM Chip ; Density: 1049 kbits ; Number of Words: 64 k ; Bits per Word: 16 bits ; Package Type: SOJ, 0.400 INCH, SOJ-44 ; Pins: 44 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 15 ns ; Operating Temperature: -40 to 125 C (-40 to 257 F)

LRSI-18-100-A-00-20-A : SPRING LOADED 4" RANGE, 4-20MA,

0-C     D-L     M-R     S-Z