|Category||Timing Circuits => Delay Lines|
|Description||Fixed Sip Delay Line|
|Company||Data Delay Devices, Inc.|
|Datasheet||Download 1514 datasheet
Fast rise time for high frequency applications Very narrow device (SIP package) Stackable for PC board economy Low profile Epoxy encapsulated Meets or exceeds 1 2
The 1514-series device is a fixed, single-input, single-output, passive IN Signal Input delay line. The signal input (IN) is reproduced at the output (OUT), shifted OUT Signal Output by a time (TD) given by the device dash number. The characteristic GND Ground impedance of the line is given by the letter code that follows the dash number (See Table). The rise time (TR) of the line 20% of TD, and the 3dB bandwidth is given 1.75 / TD.
Dielectric breakdown: Distortion @ output: Operating temperature: Storage temperature: Temperature coefficient: 50 Vdc 10% max. +125°C 100 PPM/°C
INPUT: Ambient Temperature: Input Pulse: Source Impedance: Rise/Fall Time: Pulse Width Period Pulse Width Period (TD 75ns): (TD 75ns): (TD > 75ns): (TD ± 3oC High = 3.0V typical Low = 0.0V typical 50 Max. 3.0 ns Max. (measured at 10% and 90% levels) PWIN = 100ns PERIN = 1000ns PWIN x TD PERIN x TD OUTPUT: Rload: Cload: Threshold: 10pf 50% (Rising & Falling)
NOTE: The above conditions are for test only and do not in any way restrict the operation of the device. PERIN PWIN TRISE INPUT SIGNAL
|Related products with the same datasheet|
|Some Part number from the same manufacture Data Delay Devices, Inc.|
|1514-100A Fixed Sip Delay Line|
|1515 Fixed Passive Sip Delay Line|
|1516 5-tap Dip/smd Delay Line|
|1516S Fixed 5-tap Passive SMD Delay Line|
|1516S-xx 5-tap Dip/smd Delay Line|
|1517 Fixed 5-tap Passive Dip Delay Line|
3D3314-200 : Quad Fixed Lvcmos Monolithic Delay Line
3D7502-40 : Protocol Controllers Monolithic Manchester Decoder
PDU108H-10C3 : 3-bit, Ecl-interfaced Programmable Delay Line Series
PWC32-25 : Fixed TTL Pulse Width Controller
3D3701-100 : Monolithic Gated Delay LINE Oscillator
3D3220-10 : Monolithic 10-tap Fixed Delay LINE (series 3d3220)
3D7424D-100 : Monolithic QUAD 4-bit Programmable Delay LINE
1518-5-3.0A : 5-tap SMD Delay LINE
3D3225-.75 : Monolithic 5-tap Fixed Delay LINE
PWC-11-40 : Pulse Width Controller
1520B-30-3.0D : 10-tap Dip/smd Delay LINE Td/tr = 5
3D3220D-2 : Monolithic 10-tap Fixed Delay LINE (series 3d3220)
650-14B : . The is a low cost, low jitter, high performance clock synthesizer customized for networking systems applications. Using analog PhaseLocked Loop (PLL) techniques, the device accepts a 25.0 MHz clock or fundamental mode crystal input to produce multiple output clocks of one fixed 25.0 MHz, a four (plus one) frequency selectable bank, and two frequency.
CDCV304PW : Non-PLL. ti CDCV304, General Purpose And Pci-x 1:4 Clock Buffer. General-Purpose and PCI-X 1:4 Clock Buffer Operating Frequency: 0 MHz to 140 MHz Low Output Skew: <100 ps Distributes One Clock Input to One Bank of Four Outputs Output Enable Control That Drives Outputs Low When OE Is Low Operates From Single 3.3-V Supply 8-Pin TSSOP Package The is a high-performance, low-skew, general-purpose and PCI-X clock buffer.
CF5018 : 30 to 80 MHz, 3OT. The CF5018 series are crystal oscillator ICs that operate from 2.5V. Devices are available that provide 3rd overtone oscillation in the range to 80MHz. They are optimized for 2.5V operation, resulting in stable oscillator startup characteristics and output duty stability. They feature a large reduction in chip surface area compared to existing devices,.
CLV1385E : Package Style = MINI-14S ;; Frequency (MHz) = 1370 to 1400 ;; N@10KHz (dBc/Hz) = -111 ;; Tuning Voltage (Vdc) = 0.50 to 4.50 ;; Tuning Sensitivity (MHz/V) = 21 ;; Power (dBm) = 3.75 ± 2.75 ;; Op.temp ( C) = -40 to 85 ;; VCC (Vdc) = 5.00 ;; Icc (mA) = 20.
CX-3H-SM : Crystal Oscillators->Surface Mount Crystal. Surface Mount Crystal. Low Profile Surface Mount Quartz Crystal for Series Oscillators The CX-3H-SM quartz crystals are leadless devices designed for surface mounting on printed circuit boards or hybrid substrates. These miniature crystals are intended to be used in Series oscillators. They are hermetically sealed in a rugged, miniature ceramic package. They are manufactured.
CY2DP3110AI : Backplane Interface. High Performance Clock Distribution Device. Ten ECL/PECL differential outputs Two ECL/PECL and HSTL differential or single-ended inputs Hot-swappable/-insertable 35-ps output-to-output skew (typical) 100-ps device-to-device skew (typical) Less than 10-pS intrinsic jitter 400-ps propagation delay (typical) Operation from DC to above 1.5 GHz PECL and HSTL mode supply range: VCC to 3.465V with VEE = 0V ECL mode.
HA-1380 : XO CMOS Oscillators. Thru-hole Leaded 4 Pin (8 PIN) Frequency Range (Mhz) : 0.5 - 36.0 Output/input : Enable/Disable, 3-State, Compatible, 5V.
HS-82C54RH : Radiation Hardened CMOS Programmable Interval Timer. Radiation Hardened CMOS Programmable Interval Timer The Intersil is a high performance, radiation hardened CMOS version of the industry standard 8254 and is manufactured using a hardened field, self-aligned silicon gate CMOS process. It has three independently programmable and functional 16-bit counters, each capable of handling clock input frequencies.
ICS2572 : Clock Circuits. User-programmable Dual High-performance Clock Generator.
MQF10.7-0240/05 : Monolithic Crystal Filter (MCF). Pole No. = 10 ;; Loss /dB = 6.0 ;; Passband /dB = 6.0 ;; Passband /±kHz = 1.20 ;; Ripple /dB = 2.0 ;; Ripple /±kHz = 0.9 ;; Stopband /dB = 75 ;; Stopband /±kHz = 3.30 ;; Stopband /dB = 90 ;; Stopband /±kHz = 4.00 ;; Impedance R/ohm = 500 ;; Impedance C/pf = 20.00 ;; Remarks = ;; Case.
MQF21.4-0750/18 : Monolithic Crystal Filter (MCF). Pole No. = 8 ;; Loss /dB = 4.0 ;; Passband /dB = 3.0 ;; Passband /±kHz = 3.75 ;; Ripple /dB = 2.0 ;; Ripple /±kHz = 3.0 ;; Stopband /dB = 65 ;; Stopband /±kHz = 9.00 ;; Stopband /dB = 90 ;; Stopband /±kHz = 12.50 ;; Impedance R/ohm = 470 ;; Impedance C/pf = 15.00 ;; Remarks = ;; Case.
PI6C2402 : 1 Output Zero-delay Clock Driver w/ Ext. Loopback, 2X Multiplier. 2X CLK_IN on CLK_OUT High-Performance Phase-Locked-Loop Clock Distribution for Networking, ATM, 100/134 MHz Registered DIMM Synchronous DRAM modules for server/workstation/ PC applications Zero Input-to-Output delay Low jitter: Cycle-to-Cycle jitter ±100ps max. On-chip series damping resistor at clock output drivers for low noise and EMI reduction Operates.
QS5935 : Clock Circuits. Low Skew CMOS PLL Clock Driver With Integrated Loop Filter.
TFS211 : SAW Devices (Surface Acoustic Wave). Application = Gsm,dcs,pcs ;; Center Frequency = 211.0 MHZ ;; 3 DB = 200 KHZ ;; Pass Band Ripple = ;; Insertion Loss = 6.5 DB ;; Group Delay Ripple = 0,5µs ;; Package = 9 MM X 7 MM LCC.
CS2000 : Clock Generation And Multiplication Timing Solution Featuring both a clock generator and clock multiplier/jitter reduced clock frequency synthesizer (clean up), Cirrus Logic’s CS2000 is a strong entrant into the clocking IC market. Based on a unique hybrid analog-to-digital phase lock loop, the CS2000 gives system designers a unique solution for solving.