Details, datasheet, quote on part number: MBM29DL321TD-80
Description32m ( 4m X 8/2m X 16 ) Bit Dual Operation
CompanyFujitsu Microelectronics, Inc.
DatasheetDownload MBM29DL321TD-80 datasheet


Features, Applications

0.33 m Process Technology Simultaneous Read/Write operations (dual bank) Multiple devices available with different bank sizes (Refer to Table 1) Host system can program or erase in one bank, then immediately and simultaneously read from the other bank Zero latency between read and write operations Read-while-erase Read-while-program Single 3.0 V read, program, and erase Minimizes system level power requirements

Part No. VCC 3.3 V Ordering Part No. VCC 3.0 V Max. Address Access Time (ns) Max. CE Access Time (ns) Max. OE Access Time (ns)

Em\edded EraseTM and Embedded ProgramTM are trademarks of Advanced Micro Devices, Inc.

(Continued) Compatible with JEDEC-standard commands Uses same software commands as E2PROMs Compatible with JEDEC-standard world-wide pinouts 48-pin TSOP(I) (Package suffix: PFTN Normal Bend Type, PFTR Reversed Bend Type) 57-ball FBGA (Package suffix: PBT) Minimum 100,000 program/erase cycles High performance 80 ns maximum access time Sector erase architecture Eight 4K word and sixty-three 32K word sectors in word mode Eight 8K byte and sixty-three 64K byte sectors in byte mode Any combination of sectors can be concurrently erased. Also supports full chip erase. Boot Code Sector Architecture T = Top sector B = Bottom sector Hidden ROM (Hi-ROM) region 64K byte of Hi-ROM, accessible through a new "Hi-ROM Enable" command sequence Factory serialized and protected to provide a secure electronic serial number (ESN) WP/ACC input pin At VIL, allows protection of boot sectors, regardless of sector protection/unprotection status At VIH, allows removal of boot sector protection At VACC, increases program performance Embedded EraseTM Algorithms Automatically pre-programs and erases the chip or any sector Embedded ProgramTM Algorithms Automatically writes and verifies data at specified address Data Polling and Toggle Bit feature for detection of program or erase cycle completion Ready/Busy output (RY/BY) Hardware method for detection of program or erase cycle completion Automatic sleep mode When addresses remain stable, automatically switch themselves to low power mode. Low VCC write inhibit 2.5 V Erase Suspend/Resume Suspends the erase operation to allow a read data and/or program in another sector within the same device Sector group protection Hardware method disables any combination of sector groups from program or erase operations Sector Group Protection Set function by Extended sector group protection command Fast Programming Function by Extended Command Temporary sector group unprotection Temporary sector group unprotection via the RESET pin. In accordance with CFI (Common Flash Memory Interface)

The MBM29DL32XTD/BD are 32M-bit, 3.0 V-only Flash memory organized as 4M bytes of 8 bits each or 2M words of 16 bits each. The MBM29DL32XTD/BD are offered a 48-pin TSOP(I) and FBGA Package. These devices are designed to be programmed in-system with the standard system 3.0 V VCC supply. 12.0 V VPP and 5.0 V VCC are not required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers. MBM29DL32XTD/BD are organized into two banks, Bank 1 and Bank 2, which can be considered to be two separate memory arrays as far as certain operations are concerned. These devices are the same as Fujitsu's standard 3 V only Flash memories with the additional capability of allowing a normal non-delayed read access from a non-busy bank of the array while an embedded write (either a program or an erase) operation is simultaneously taking place on the other bank. In the MBM29DL32XTD/BD, a new design concept is implemented, so called "Sliding Bank Architecture". Under this concept, the MBM29DL32XTD/BD can be produced a series of devices with different Bank 1/Bank 2 size combinations; 0.5 Mb/31.5 Mb, 4 Mb/28 Mb, 8 Mb/24 Mb, 16 Mb/16 Mb. The standard MBM29DL32XTD/BD offer access times 80 ns, 90 ns and 120 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the devices have separate chip enable (CE), write enable (WE), and output enable (OE) controls. The MBM29DL32XTD/BD are pin and command set compatible with JEDEC standard E2PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the devices is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices. The MBM29DL32XTD/BD are programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in about 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array it is not already programmed before executing the erase operation. During erase, the devices automatically time the erase pulse widths and verify proper cell margin. A sector is typically erased and verified in 1.0 second. (If already completely preprogrammed.) The devices also feature a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29DL32XTD/BD are erased when shipped from the factory. The devices feature single 3.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low VCC detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by Data Polling DQ7, by the Toggle Bit feature DQ6, or the RY/BY output pin. Once the end of a program or erase cycle has been completed, the devices internally reset to the read mode. Fujitsu's Flash technology combines years of EPROM and E2PROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The MBM29DL32XTD/BD memories electrically erase the entire chip or all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.


Related products with the same datasheet
Some Part number from the same manufacture Fujitsu Microelectronics, Inc.
MBM29DL321TD-80PBT 32m ( 4m X 8/2m X 16 ) Bit Dual Operation
MBM29DL321TD12PBT CMOS 32M (4M X 8/2M X16) Bit Dual Operation
MBM29DL321TE 32m ( 4m X 8/2m X 16 ) Bit Dual Operation
MBM29DL321TE12PBT Flash Memory CMOS 32M (4M X 8/2 X 16)bit Dual Operation
MBM29DL322BD 32m ( 4m X 8/2m X 16 ) Bit Dual Operation

MB89943PF : CISC->MB 8-bit Proprietary Microcontroller CMOS F2mc-8l Mb89940 Series

MBM29LV160T-12PFTN : 16m ( 2m X 8/1m X 16 ) Bit

YG802C06 : Schottky Barrier Diode

FTR-B4GA4.5Z-B05 : Ultra Miniature Relay SLIM Signal Relay

MB90362TPMT : 16-bit Proprietary Microcontroller

MBM29LV160TM90TN : 8M (1M x 8/512 K x 16) BIT

MB9BF305NBGL : 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP100 Specifications: Life Cycle Stage: ACTIVE ; Clock Speed: 80 MHz ; ROM Type: Flash ; Supply Voltage: 2.7 to 5.5 volts ; I/O Ports: 80 ; Package Type: LFQP, Other, 0.50 MM PITCH, PLASTIC, LQFP-100 ; Pin Count: 100 ; Features: DMA

YG878C15R : 150 V, SILICON, RECTIFIER DIODE, TO-220AB Specifications: Arrangement: Common Catode ; Diode Type: General Purpose, RECTIFIER DIODE ; Diode Applications: Rectifier ; IF: 160000 mA ; Package: TO-220, TO-220F, 3 PIN ; Pin Count: 3 ; Number of Diodes: 2

0-C     D-L     M-R     S-Z