|Category||Memory => FIFO|
|Description||4K X 36 X 2 Triple-bus Fifo, 5.0V|
|Company||Integrated Device Technology, Inc.|
|Datasheet||Download 723666 datasheet
Memory storage capacity: x 2 Clock frequencies to 83 MHz (8ns access time) Two independent FIFOs buffer data between one bidirectional 36-bit port and two unidirectional 18-bit ports (Port C receives and Port B transmits) 18-bit (word) and 9-bit (byte) bus sizing of 18 bits (word) on Ports B and C Select IDT Standard timing (using EFA , EFB , FFA , and FFC flag functions) or First Word Fall Through Timing (using ORA, ORB, IRA, and IRC flag functions) Programmable Almost-Empty and Almost-Full flags; each has
five default offsets and 1024) Serial or parallel programming of partial flags Big- or Little-Endian format for word and byte bus sizes Loopback mode on Port A Retransmit Capability Master Reset clears data and configures FIFO, Partial Reset clears data but retains configuration settings Mailbox bypass registers for each FIFO Free-running CLKA, CLKB and CLKC may be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted) Auto power down minimizes power dissipation Available in a space-saving 128-pin Thin Quad Flatpack (TQFP) Pin compatible to the lower density parts, IDT723626/3636/3646 Industrial temperature range +85°C) is availablePort-B Control Logic Write Pointer Read Pointer
Status Flag Logic Common Port Control Logic (B and C)
Status Flag Logic Read Pointer Write Pointer FIFO2, Mail2 Reset Logic
IDT, the IDT logo are registered trademark of Integrated Device Technology, Inc. SyncFIFO is a trademark of Integrated Device Technology, Inc.
2001 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
The is a monolithic, high-speed, low-power, CMOS Triple Bus synchronous (clocked) FIFO memory which supports clock frequencies to 83 MHz and has read access times as fast as 8ns. Two independent x 36 dual-port SRAM FIFOs on board each chip buffer data between a bidirectional 36-bit bus (Port A) and two unidirectional
18-bit buses (Port B transmits data, Port C receives data.) FIFO data can be read out of Port B and written into Port C using either or 9-bit formats with a choice of Big- or Little-Endian configurations. These devices are a synchronous (clocked) FIFO, meaning each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of a port clock by enable signals. The clocks for
CSA FFA/IRA EFA/ORA PRS1/RT1 VCC AFA AEA MBF2 MBA MRS1 FS0/SD CLKC GND FS1/SEN MRS2 MBB MBF1 VCC AEB AFC EFB/ORB FFC/IRC GND CSB WENC RENB
each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control. Communication between each port may bypass the FIFOs via two mailbox registers. The mailbox registers' width matches the selected bus width of ports B and C. Each mailbox register has a flag (MBF1 and MBF2) to signal when new mail has been stored. Two kinds of reset are available on these FIFOs: Master Reset and Partial Reset. Master Reset initializes the read and write pointers to the first location of the memory array and selects serial flag programming, parallel flag programming, or one of five possible default flag offset settings, or 1,024. Each FIFO has its own, independent Master Reset pin, MRS1 and MRS2. Partial Reset also sets the read and write pointers to the first location of the memory. Unlike Master Reset, any settings existing prior to Partial Reset (i.e., programming method and partial flag default offsets) are retained. Partial Reset is useful since it permits flushing of the FIFO memory without changing any configuration settings. Each FIFO has its own, independent Partial Reset pin, PRS1 and PRS2. Note that the Retransmit Mode, RTM pin must be LOW at the point a partial reset is performed. Both FIFO's have Retransmit capability, when a Retransmit is performed on a respective FIFO only the read pointer is reset to the first memory location. A Retransmit is performed by using the Retransmit Mode, RTM pin in conjunction with the Retransmit pins or RT2, for each respective FIFO. Note that the two Retransmit pins RT1 and RT2 are muxed with the Partial Reset pins. These devices have two modes of operation: In the IDT Standard mode, the first word written to an empty FIFO is deposited into the memory array. A read operation is required to access that word (along with all other words residing in memory). In the First Word Fall Through mode (FWFT), the first word written to an empty FIFO appears automatically on the outputs, no read operation required (Nevertheless, accessing subsequent words does necessitate a formal read request). The state of the BE/FWFT pin during Master Reset determines the mode in use. Each FIFO has a combined Empty/Output Ready Flag (EFA/ORA and EFB/ORB) and a combined Full/Input Ready Flag (FFA/IRA and FFC/ IRC). The EF and FF functions are selected in the IDT Standard mode. EF indicates whether or not the FIFO memory is empty. FF shows whether the memory is full or not. The IR and OR functions are selected in the First Word Fall Through mode. IR indicates whether or not the FIFO has available memory locations. OR shows whether the FIFO has data available for reading or not. It marks the presence of valid data on the outputs. Each FIFO has a programmable Almost-Empty flag (AEA and AEB) and a programmable Almost-Full flag (AFA and AFC). AEA and AEB indicate when
a selected number of words remain in the FIFO memory. AFA and AFC indicate when the FIFO contains more than a selected number of words. FFA/IRA, FFC/IRC, AFA and AFC are two-stage synchronized to the Port Clock that writes data into its array. EFA/ORA, EFB/ORB, AEA, and AEB are two-stage synchronized to the Port Clock that reads data from its array. Programmable offsets for AEA, AEB, AFA, AFC are loaded in parallel using Port or in serial via the SD input. Five default offset settings are also provided. The AEA and AEB threshold can be set at and 1,024 locations from the empty boundary and the AFA and AFC threshold can be set or 1,024 locations from the full boundary. All these choices are made using the FS0, FS1 and FS2 inputs during Master Reset. Interspersed Parity can also be selected during a Master Reset of the FIFO. If Interspersed Parity is selected then during parallel programming of the flag offset values, the device will ignore data line A8. If Non-Interspersed Parity is selected then data line A8 will become a valid bit. A Loopback function is provided on Port A. When the Loop feature is selected via the LOOP pin, the data output from FIFO2 will be directed to the data input FIFO1. If Loop is selected and Port A is set-up for write operation via W/RA pin, then data output from FIFO2 will be written to FIFO1, but will not be placed on the output Port (A0-A35). If Port A is set-up for read operation via W/RA then data output from FIFO2 will be written into FIFO1 and placed onto Port A (A0-A35). The Loop will continue to happen provided that FIFO1 is not full and FIFO2 is not empty. If during a Loop sequence FIFO1 becomes full then any data that continues to be read out from FIFO2 will only be placed on the Port A (A0-A35) lines, provided that Port A is set-up for read operation. If during a Loop sequence the FIFO2 becomes empty, then the last word from FIFO2 will continue to be clocked into FIFO1 until FIFO1 becomes full or until the Loop function is stopped. The Loop feature can be useful when performing system debugging and remote loopbacks. Two or more FIFOs may be used in parallel to create wider data paths. Such a width expansion requires no additional, external components. Furthermore, two IDT723656/723666/723676 FIFOs can be combined with unidirectional FIFOs capable of First Word Fall Through timing (i.e. the SuperSync FIFO family) to form a depth expansion. If, at any time, the FIFO is not actively performing a function, the chip will automatically power down. During the power down state, supply current consumption (ICC) at a minimum. Initiating any operation (by activating control inputs) will immediately take the device out of the power down state. The IDT723656/723666/723676 are characterized for operation from to 70°C. Industrial temperature range +85°C) is available by special order. They are fabricated using IDT's high speed, submicron CMOS technology.
|Related products with the same datasheet|
|Some Part number from the same manufacture Integrated Device Technology, Inc.|
|723672 8K X 36 X 2 Syncbififo, 5.0V|
|723673 8K X 36 Syncfifo, 5.0V|
|723674 8K X 36 X 2 Syncbififo, 5.0V|
|723676 8K X 36 X 2 Triple-bus Fifo, 5.0V|
|72401 64 X 4 Asyncfifo, 5.0V|
|72402 64 X 5 Asyncfifo, 5.0V|
|72403 64 X 4 Asyncfifo W/output Enable, 5.0V|
|72404 64 X 5 Asyncfifo W/output Enable, 5.0V|
|72413 64 X 5 Asyncfifo W/output Enable+Flags, 5.0V|
|72420 256 X 8 Syncfifo, 5.0V|
|72421 256 X 9 Syncfifo, 5.0V|
|72605 256 X 18 X 2 Bidirectional Syncfifo, 5.0V|
|7280 256x 9 Dualasync Fifo, 5.0V|
|72801 256 X 9 Dualsync Fifo, 5.0V|
|72805 256 X 18 Dualsync Fifo, 5.0V|
|7281 256x 9 Dualasync Fifo, 5.0V|
|72811 512 X 9 Dualsync Fifo, 5.0V|
IDT72402L45DB : CMOS Parallel Fifo 64 X 4-bit And 64 X 5-bit
IDT72835LB15PFI : 2K X 18 Dualsync Fifo, 5.0V
IDT74FCT162841AT : CMOS/BiCMOS->FCT/FCT-T Family Fast CMOS 20-bit Transparent Latch
IDT74FCT648ATPYB : Bus Oriented Circuits Fast CMOS Octal Transceiver/register (3-state)
IDT74CBTLV3245QG : Low-voltage Quadruple Bus Switch
IDT72V3614L15PF : 3.3v CMOS Syncbififo (tm) With Bus-matching And Byte Swapping 64x36x2
IDT709279L12PFI8 : Multiport->512K Synchronous Pipelined Dual-port Static RAM: 32kx16
IDT72251L15J : 8K X 9 OTHER FIFO, 6.5 ns, PQCC32 Specifications: Memory Category: FIFO ; Density: 74 kbits ; Number of Words: 8 k ; Bits per Word: 9 bits ; Package Type: GREEN, PLASTIC, LCC-32 ; Pins: 32 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 6.5 ns ; Cycle Time: 10 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)
71421SA25JI : 2K X 8 DUAL-PORT SRAM, 20 ns, PQCC52 Specifications: Memory Category: SRAM Chip ; Density: 16 kbits ; Number of Words: 2 k ; Bits per Word: 8 bits ; Package Type: 0.750 X 0.750 INCH, 0.170 INCH HEIGHT, PLASTIC, LCC-52 ; Pins: 52 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 20 ns ; Operating Temperature: 0 to 70 C (32 to 158
AD484M1644VTA : Ascend Semiconductor Corporation ( 64mb Sdram ). Ascend Semiconductor Operating Range I : Industrial ~ 85ĒJ Non : Commercial S : Special ~ 85ĒJ The AD484M1644VTA is Synchronous Dynamic Random Access Memory ( SDRAM ) organized as 1,048,756 words x 4 banks x 16 bits. All inputs and outputs are synchronized with the positive edge of the clock. The 64Mb SDRAM uses synchronized pipelined architecture to achieve.
AS7C33128PFS32A : 3.3V Synchronous, 4M, 128Kx32. Organization: 131,072 words or 36 bits Fast clock speeds to 166 MHz in LVTTL/LVCMOS Fast clock to data access: 3.5/4.0/5.0 ns Fast OE access time: 3.5/4.0/5.0 ns Fully synchronous register-to-register operation Single register flow-through mode Single-cycle deselect Asynchronous output enable control Economical 100-pin TQFP package Byte write enables.
BQ4013 : 1 Mb. 128k X 8 Nonvolatile SRAM. Data retention for at least 10 years without power Automatic write-protection during power-up/power-down cycles Conventional SRAM operation, including unlimited write cycles Internal isolation of battery before power application Industry standard 32-pin DIP pinout The CMOS is a nonvolatile 1,048,576-bit static RAM organized as 131,072 words by 8 bits.
DS1258W : 3.3V 128K X 16 Nonvolatile SRAM. 10-Year Minimum Data Retention in the Absence of External Power Data is Automatically Protected During a Power Loss Separate Upper Byte and Lower Byte Chip Select Inputs Unlimited Write Cycles Low-Power CMOS Read and Write Access Times as Fast as 100ns Lithium Energy Source is Electrically Disconnected to Retain Freshness Until Power is Applied for the First.
GS8161E18A : Sychronous Burst. FT pin for user-configurable flow through or pipeline operation Dual Cycle Deselect (DCD) operation IEEE 1149.1 JTAG-compatible Boundary Scan V +10%/10% core power supply 3.3 V I/O supply LBO pin for Linear or Interleaved Burst mode Internal input resistors on mode pins allow floating mode pins Default to Interleaved Pipeline mode Byte Write (BW) and/or.
K7N803601M : NtRAM(FT & PP). = K7N803601M 256Kx36 & 512Kx18 Pipelined NtRAM™ ;; Organization = 256Kx36 ;; Operating Mode = SPB ;; VDD(V) = 3.3 ;; Access Time-tCD(ns) = 3.2,3.5,3.8,4.2,5.0 ;; Speed-tcyc (MHz) = 200,167,150,133,100 ;; I/o Voltage(V) = 2.5,3.3 ;; Package = 100TQFP ;; Production Status = Eol ;; Comments = -.
M48T559YMH : 64 Kbit 8kb x8 Timekeeper SRAM With Address/data Multiplexed. 64 Kbit (8Kb x8) TIMEKEEPERŪ SRAM with ADDRESS/DATA MULTIPLEXED SOFTWARE and HARDWARE RESET for WATCHDOG TIMER REGISTER COMPATIBLE with M48T59 TIMEKEEPER SRAM ADDRESS/DATA MULTIPLEXED I/O PINS WATCHDOG TIMER - MONITORS OUT of CONTROL PROCESSOR or HUNG BUS ALARM with WAKE-UP in BATTERY MODE INTEGRATED ULTRA LOW POWER SRAM, REAL TIME CLOCK, POWER-FAIL.
M53210810CB0 : SIMM. = M53210810CW0 8MB X 32 DRAM Simm Using 4MB X 4, 4KB/2KB Refresh, 5V ;; Density(MB) = 32 ;; Organization = 8Mx32 ;; Mode = Fast Page ;; Refresh = 2K/32ms ;; Speed(ns) = 50,60 ;; #of Pin = 72 ;; Component Composition = (4Mx4)x16 ;; Production Status = Eol ;; Comments = Solder.
M5M4V64S20ATP-10 : 64m ( 4-bank X 4194304-word X 4-bit ) Synchronous DRAM. Some of contents are subject to change without notice. The x 4-bit Synchronous DRAM, with LVTTL interface. All inputs and outputs are referenced to the rising edge of CLK. The M5M4V64S20ATP achieves very high speed data rate to 125MHz, and is suitable for main memory or graphic memory in computer systems. Vdd NC VddQ NC DQ0 VssQ NC VddQ NC DQ1 VssQ.
MF0640M-07CFXX : . Mitsubishi's Flash ATA cards provide large memory capacities on a device approximately the size of a credit card or 5mm(T)). The cards use an 8/16 bit data bus. Available 256MB, 512MB and 640MB capacities, Mitsubishi's Flash ATA cards conform to the JEIDA/PCMCIA standard. In default mode, the ATA card operates in PC Card compliant sockets. It conforms.
T35L6432A : Synchronous Burst SRAM. Density = 2M ;; Org. = 64KX32 ;; Voltage = 3.3V ;; Speed(ns) = 4.5/5/6 ;; Pins/package = 100 PIN-QFP, 100 Pin-tqfp.
TC58256DC : SmartMedia. Smartmedia Density = 32 Megabyte (256 Megabit) ;; Organization = 32M X 8 ;; Status = End of Life ;; Package = 22 Pin ;; Voltage = 3.0V to 3.6V.
IDT72V10071L15TFGI : 256 X 8 OTHER FIFO, 10 ns, PQFP64. s: Memory Category: FIFO ; Density: 2 kbits ; Number of Words: 256 k ; Bits per Word: 8 bits ; Package Type: TQFP, GREEN, PLASTIC, TQFP-64 ; Pins: 64 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 10 ns ; Cycle Time: 15 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).
P4C1024-100C4M : 128K X 8 STANDARD SRAM, 100 ns, CDIP32. s: Memory Category: SRAM Chip ; Density: 1049 kbits ; Number of Words: 128 k ; Bits per Word: 8 bits ; Package Type: DIP, 0.400 INCH, SIDE BRAZED, CERAMIC, DIP-32 ; Pins: 32 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 100 ns ; Operating Temperature: -55 to 125 C (-67 to 257 F).