|Category||Communication => Network => Encoder/Decoder/Encryption/Decryption|
|Datasheet||Download HMP8156CN datasheet
The HMP8156 NTSC and PAL encoder is designed for use in systems requiring the generation of high-quality NTSC and PAL video from digital image data. YCbCr or RGB digital video data drive the P0-P23 inputs. Overlay inputs are processed and the data is 2x upsampled. The Y data is optionally lowpass filtered to 5MHz and drives the Y analog output. Cb and Cr are each lowpass filtered to 1.3MHz, quadrature modulated, and summed. The result drives the C analog output. The digital Y and C data are also added together and drive the two composite analog outputs. The YCbCr data may also be converted to RGB data to drive the DACs, allowing support for the European SCART connector. The DACs can drive doubly-terminated (37.5) lines, and run a 2x oversampling rate to simplify the analog output filter requirements.Features
(M) NTSC and (B, M, N, CN) PAL Operation ITU-R BT.601 and Square Pixel Operation Digital Input Formats - 4:2:2 YCbCr - 4:4:4 RGB or 24-Bit Linear or Gamma-Corrected - 8-Bit Parallel ITU-R BT.656 - Seven Overlay Colors Analog Output Formats - Y/C + Two Composite - RGB + Composite (SCART) Flexible Video Timing Control - Timing Master or Slave - Selectable Polarity on Each Control Signal - Programmable Blank Output Timing - Field Output Closed Caption Encoding for NTSC and PAL 2x Upscaling of SIF Video Four 2x Oversampling, 10-Bit DACs I2C Interface Verilog Models Available.
Functional Block Diagram. 2 Functional Operation. 3 Pixel Data Input Formats. 3 Input Processing. 4 Pixel Input and Control Signal Timing. 5 Video Timing Control. 10 Video Processing. 12 Analog Outputs. 14 Host Interfaces. 15 Pinout. 22 Pin Descriptions. 22 Applications Information. 30 Evaluation Kits. 32Applications
Multimedia PCs Video Conferencing Video Editing Related Products - NTSC/PAL Encoders: HMP8154 - NTSC/PAL Decoders: HMP8112A, HMP8115PART NUMBER HMP8156EVAL1 HMP8156EVAL2 TEMP. RANGE (oC) to 70 PACKAGE 64 PQFP PKG. NO. Q64.14x14
Daughter Card Evaluation Platform (Note) Frame Grabber Evaluation Platform (Note)
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. http://www.intersil.com 407-727-9207 | Copyright © Intersil Corporation 1999OPTIONAL 2X UPSCALING (SIF MODE) CLOSED CAPTIONING PROCESSING
2X UPSAMPLE 8:8:8 LP FILTER Cb/Cr CHROMA MODULATION FIELD
The is a fully integrated digital encoder. It accepts digital video input data and generates four analog video output signals. The input data format is selectable and includes YCbCr, RGB, and overlay data. The outputs are configurable to be either two composite video signals and Y/C (S-Video) or one composite and component RGB video. The HMP8156 accepts pixel data in one of several formats and transforms it into 4:4:4 sampled luminance and chrominance (YCbCr) data. If enabled, the encoder also mixes overlay data with the input data. The encoder then interpolates the YCbCr data to twice the pixel rate and low pass filters it to match the bandwidth of the video output format. If enabled, the encoder also adds Closed Captioning information to the Y data. At the same time, the encoder modulates the chrominance data with a digitally synthesized subcarrier. Finally, the encoder outputs the luminance, chrominance, and their sum as analog signals using 10-bit D/A converters. The HMP8156 provides operating modes to support all versions of the NTSC and PAL standards and accepts full and SIF size input data with rectangular (ITU-R BT.601) and square pixel ratios. It operates from a single clock at twice the pixel clock rate determined by the operating mode. The HMP8156's video timing control is flexible. It may operate as the master generating the system's video timing control signals or it may accept external timing controls. The polarity of the timing controls and the number of active pixels and lines are programmable.
The HMP8156 accepts pixel data via the P0-P23 input pins. The definition of each pixel input pin is determined by the input format selected in the input format register. The definition for each mode is shown in Table 1. YCbCr Pixel Data The HMP8156 accepts 4:2:2 sampled YCbCr input data. The luminance and color difference signals are each 8 bits, scaled to 255. Values outside their nominal ranges (16-235 for Y and 16-240 for Cb and Cr) are processed normally. The color difference signals are time multiplexed into one 8-bit bus beginning with a Cb sample. The Y and CbCr busses may be input in parallel (16-bit mode) or may be time multiplexed and input as a single bus (8-bit mode). The single bus may also contain SAV and EAV video timing reference codes (ITU-R BT.656 mode). RGB Data The HMP8156 accepts 4:4:4 sampled RGB component video input data. The color signals may be (8,8,8) for 24-bit mode or (5,6,5) for 16-bit mode. In 24-bit mode, they are scaled to 255, black to white. In 16-bit mode, the encoder left shifts the input so that it has the same scale as 24-bit input. The RGB data may be linear or gamma corrected; if enabled, the encoder will gamma correct the input data. Overlay Data The HMP8156 accepts 5 bits of pixel overlay input data and combines it with the input pixel data. The data specifies an overlay color and the fractions of the new and original colors to be summed. Blue Screen Generation In blue screen mode, the HMP8156 ignores the pixel input data and generates a solid, blue screen. The overlay inputs may be used to place information over the blue screen.
|Some Part number from the same manufacture Intersil Corporation|
|HMP8156EVAL1 Ntsc/pal Encoder|
|HMP8170 Ntsc/pal Video Encoder|
|HMP9701 AC97 Audio Codec|
|HMP9701ACN Ac97 Audio Codec|
|HMPVIDEVALISA Ntsc/pal Video Decoder|
|HMU16 16x16-bit CMOS Parallel Multipliers|
HI5714-75 : 8-Bit, 40/60/75/80 MSPS A/D Converter
ISL21009DFB850 : Precision, Low Noise FGA™ Voltage References The ISL21009 FGA™ voltage references are extremely low power, high precision, and low noise voltage references fabricated on Intersil’s proprietary Floating Gate Analog technology. The ISL21009 features very low noise (4μVP-P for 0.1Hz to 10Hz), low
ISL32275EIVZ : QUAD, ±16.5kV ESD Protected, 3.0V To 5.5V, RS-485/RS-422 Receivers These Intersil devices are ±16.5kV IEC61000-4-2 ESD protected, 3.0V to 5.5V powered, QUAD receivers for balanced communication using the RS-485 and RS-422 standards. Each receiver has low input currents (±200?A), so it presents a 1/
X9317ZS8-2.7 : Low Noise, Low Power, 100 Taps
ICL7106CM44ZT : 3¨ö Digit, Lcd/led Display, A/D Converters
X3101V28T2 : Pmic - Battery Management Integrated Circuit (ics) Tape & Reel (TR) 6 V ~ 24 V; IC PROTECT/MONITOR 3CELL 28TSSOP Specifications: Battery Chemistry: Lithium-Ion (Li-Ion) ; Function: Battery Monitor ; Package / Case: 28-TSSOP (0.173", 4.40mm Width) ; Packaging: Tape & Reel (TR) ; Operating Temperature: -20°C ~ 70°C ; Voltage - Supply: 6 V ~ 24 V ; Lead Free Status: Contains Lead ; RoHS Status: RoHS Non-Compl
HI5760BIBZ-T : Data Acquisition - Digital To Analog Converter (dac) Integrated Circuit (ics) Digi-Reel® Analog and Digital; CONV D/A 10BIT 125MSPS 28-SOIC Specifications: Data Interface: Parallel ; Number of Bits: 10 ; Operating Temperature: -40°C ~ 85°C ; Package / Case: 28-SOIC (0.295", 7.50mm Width) ; Packaging: Digi-Reel® ; Voltage Supply Source: Analog and Digital ; Settling Time: 35ns ; Lead Free Status: Lead Free ; RoHS Status: RoHS Compliant
ISL80510EVAL1Z : Power Management IC Development Tools Single 1A Adj. Vout LDO EVAL Intersil ISL805xx High-Performance Low Dropout Voltage Regulator is a single output Low Dropout voltage regulator (LDO) capable of sourcing up to 1A output current. The output voltage can be programmed from 0.8V to 5.5V. A submicron BiCMOS process delivers best-in-class analog performance an
ACD82216/ACD82224 : Fast Ethernet. 16/24 Ports 10/100 Fast Ethernet Switch Controller. Please check ACD' s website for update information before starting a design Web site: http://www.acdcorp.com or Contact ACD at: Email: email@example.com Tel: 510-354-6810 Fax:510-354-6834 Use under Non-Disclosure Agreement only. No reproduction or redistribution without ACD's prior permission. 1. GENERAL . 3 2. MAJOR 5 3. SYSTEM BLOCK DIAGRAM 5 4. SYSTEM.
APE10616 : Very Low Cost Voice And Melody Synthesizer With 4-bits Cpu. Sales E-mail: firstname.lastname@example.org Technology E-mail: email@example.com Address: 3 F-10, No. 32, Sec. 1, Chenggung Rd., Taipei, Taiwan 115, R.O.C. TEL: 886-2-2782-9266 FAX: 886-2-2782-9255 WEBSITE : http: //www.aplusinc.com.tw The APExx16 series are very low cost voice and melody synthesizer with 4-bits CPU. They have various including 4-bits.
ATA01502 : Agc Transimpedance Amp. Sonet OC-3 / SDH STM-1. Single +5 Volt Supply Automatic Gain Control -41 dBm Sensitivity 0 dBm Optical Overload 120 MHz Bandwidth APPLICATIONS SONET STM-1 (155 Mb/s) Receiver FDDI, Ethernet Fiber LAN Low Noise RF Amplifier The ANADIGICS a 5V low noise transimpedance amplifier with AGC designed to be used in OC-3/STM-1 fiber optic links. The device is used in conjunction with.
DS3680 : Quad Phone Relay Driver. Designed for 52-V Battery Operation 50-mA Output Current Capability Input Compatible With TTL and CMOS High Common-Mode Input Voltage Range Very Low Input Current Fail-Safe Disconnect Feature Built-in Output Clamp Diode Direct Replacement for National DS3680 and Fairchild µA3680 The DS3680 telephone relay driver is a monolithic integrated circuit.
ES-3-1X1 : E-series 4-way 0 Power Divider 5 - 750 MHZ. Part No. ES-3-1X1 ES-3-1X1TR Packaging Tube Forward Tape and Reel Function Ground Input Port 1 Port 2 Port 3 Port 4 Pin No. Parameter Maximum Power Rating Internal Load Dissipation Pin Temp (10 sec) Storage Temperature Operating Temperature Absolute Maximum 1 Watt 0.125 Watt to 70°C .
HDMP-1514 : Fibre Channel Transmitter And Receiver Chipset. Fibre Channel Transmitter and Receiver Chipset Technical Data ANSI X3.230-1994 Fibre Channel Standard Compatible (FC-0) Selectable 531.25 Mbaud or 1062.5 Mbaud Data Rates Selectable On Chip Laser Driver and 50 Cable Driver TTL Compatible I/Os Single +5.0 V Power Supply Applications Mass Storage System I/O Channel Work Station/Server I/O Channel High.
LCDA24TB : Low Capacitance TVS Diode Array For High-speed Data Interfaces. Low Capacitance TVS Diode Array For High-Speed Data Interfaces The LCDA series of TVS arrays are designed to protect sensitive electronics from damage or latch-up due to ESD and other voltage-induced transient events. Each device will protect two high-speed lines. They are available with operating voltages 12V, 15V and 24V. They are bidirectional devices.
M57745B : RF Power Module For 380-400MHz, 12.5V, 10W Digital Mobile Radio. PIN: 1 Pin : RF INPUT 2 VBB : BASE BIAS SUPPLY 1st. DC SUPPLY 2nd. DC SUPPLY : RF OUTPUT 6 GND: FIN ABSOLUTE MAXIMUM RATINGS (Tc=25°C unless otherwise noted) Symbol VCC VBB ICC Pin (max) PO (max) TC (OP) Tstg Parameter Supply voltage Bias voltage Total current Input power Output power Operation case temperature Storage temperature Conditions VCC112.5V.
MAX3507EVKIT : MAX3507EVKIT Evaluation Kit For The MAX3507. The MAX3507 evaluation kit (EV kit) simplifies evaluation of the MAX3507 CATV upstream amplifier. Each kit includes a data interface that can be programmed through the parallel port of a standard PC. Software (Windows® 95/98 compatible) is included to facilitate this function. This software allows programming of all available through a simple user interface.
MB15A03 : Bicmos 1.1 GHZ PLL Frequency Synthesizer. The is a Phase Locked Loop (PLL) frequency synthesizer LSI operating to 1.1 GHz. It incorporates a dual-modulus prescaler allowing either a 128/129 frequency division to be selected. The MB15A03 has a built-in power save function, achieving low power consumption. The MB15A03 design is ideal for analog mobile telecommunications equipment. Operation at high.
S2044 : Bicmos Pecl Clock Generator GLM Compliant Serial Interface Circuits. GLM COMPLIANT SERIAL INTERFACE CIRCUITS GLM COMPLIANT SERIAL INTERFACE CIRCUITS BiCMOS PECL CLOCK GENERATOR GENERAL Complies with the electrical and link levels of the Gigabaud Link Module (GLM) Functionally compliant with ANSI X3T11 Fibre Channel physical and transmission protocol standards S2044 transmitter incorporates phase-locked loop (PLL) providing.
SA575N : Low Voltage Compandor. The is a precision dual gain control circuit designed for low voltage applications. The SA575's channel is an expandor, while channel 2 can be configured either for expandor, compressor, or automatic level controller (ALC) application. Operating voltage range from to 7V Reference voltage = 0dB One dedicated summing op amp per channel and two extra 600 drive.
TQ8101C : 622/155 Mb/s Sonet/sdh MDFP. The is a SONET/SDH transceiver that integrates Multiplexing, Demultiplexing, SONET/SDH Framing, clock synthesis PLL (MDFP), and loopback functions in a single monolithic integrated circuit. Implementation with the TQ8101C requires only a simple external RC loop filter and standard TTL and ECL power supplies. For optimal performance, the TQ8101C MDFP.
XR68C681 : Dual Uart With Two Fully Independent Full Duplex Asynchronous Communications Channels.