Details, datasheet, quote on part number: MACH435-20JC
DescriptionHigh-density ee CMOS Programmable Logic
CompanyLattice Semiconductor Corp.
DatasheetDownload MACH435-20JC datasheet
Find where to buy


Features, Applications

s 84 Pins in PLCC s 128 Macrocells 12 ns tPD s 83.3 MHz fCNT s 70 Inputs with pull-up resistors s 64 Outputs s 192 Flip-flops 128 Macrocell flip-flops 64 Input flip-flops to 20 product terms per function, with XOR

s Flexible clocking Four global clock pins with selectable edges Asynchronous mode available for each macrocell 8 "PAL33V16" blocks s Input and output switch matrices for high routability s Fixed, predictable, deterministic delays s Pin compatible with MACH131, MACH230, and MACH231

The is a member of our high-performance EE CMOS MACH 4 family. This device has approximately twelve times the macrocell capability of the popular PAL22V10, with significant density and functional features that the PAL22V10 does not provide. The MACH435 consists of eight PAL blocks interconnected by a programmable central switch matrix. The central switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently. Routability is further enhanced by an input switch matrix and an output switch matrix. The input switch matrix provides input signals with alternative paths into the central switch matrix; the output switch matrix provides flexibility in assigning macrocells to I/O pins. The MACH435 has macrocells that can be configured as synchronous or asynchronous. This allows designers to implement both synchronous and asynchronous logic together on the same device. The two types of design can be mixed in any proportion, since the selection on each macrocell affects only that macrocell. to 20 product terms per function can be assigned. It is possible to allocate some product terms away from a macrocell without losing the use of that macrocell for logic generation. The MACH435 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type, T-type, J-K, or S-R to help reduce the number of product terms used. The flip-flop can also be configured as a latch. The register type decision can be made by the designer or by the software. All macrocells can be connected to an I/O cell through the output switch matrix. The output switch matrix makes it possible to make significant design changes while minimizing the risk of pinout changes.

I/O24I/031 8 I/O Cells Macrocells OE 16 Output Switch Matrix 8 I/O Cells Macrocells 4 16 Macrocells Output Switch Matrix 8 Output Switch Matrix 4 Output Switch Matrix 16 Macrocells 16 Input Switch Matrix Input Switch Matrix Input Switch Matrix X 90 AND Logic Array and Logic Allocator X 90 AND Logic Array and Logic Allocator 4 8 I/O Cells I/O Cells 8 Clock Generator Clock Generator Clock Generator 16 Input Switch Matrix X 90 AND Logic Array and Logic Allocator I2, I5

Input Switch Matrix Input Switch Matrix Input Switch Matrix X 90 AND Logic Array and Logic Allocator 16 Macrocells 16 Output Switch Matrix 8 I/O Cells 4 8 I/O Cells 16 8 Output Switch Matrix X 90 AND Logic Array and Logic Allocator 16 Macrocells 16 Output Switch Matrix 8 I/O Cells 8 16 Macrocells Clock Generator Clock Generator I/O48I/O55 I/O40I/O47

CLK/I GND I I/O VCC Clock or Input Ground Input Input/Output Supply Voltage


Related products with the same datasheet
Some Part number from the same manufacture Lattice Semiconductor Corp.
MACH435Q-20JC High-density ee CMOS Programmable Logic
MACH5 Fifth Generation Mach Architecture
MACHLV210-12 High Density ee CMOS Programmable Logic
OR2C04A OR2C04A (5.0V) 11K Usable Gates, 400 Registers, 6K Max User RAM

M5-128/120-5HC : Fifth Generation MACH Architecture

M5-128/68-10AI : Fifth Generation MACH Architecture

M5-192/104-12HI : Fifth Generation MACH Architecture

LFXP28E6IF484I : Latticexp2 Family Data Sheet

LCMXO1200LUTSE-5FT256I : Machxo Family Data Sheet

LX64ECCF20832 : High Performance Interfacing and Switching

LX128BIFN10035 : High Performance Interfacing and Switching

LFXP3E-5T144C : FPGA, 384 CLBS, 375 MHz, PQFP208 Specifications: Device Type: FPGA ; Logic Cells / Logic Blocks: 384 ; Package Type: QFP, Other, 28 X 28 MM, PLASTIC, QFP-208 ; Pins: 208 ; Internal Frequency: 375 MHz ; Propagation Delay: 0.6300 ns ; Operating Temperature: -40 to 100 C (-40 to 212 F) ; Supply Voltage: 1.2V

0-C     D-L     M-R     S-Z