Details, datasheet, quote on part number: MACH445-12YC
PartMACH445-12YC
CategoryLogic
DescriptionHigh-density ee CMOS Programmable Logic
CompanyLattice Semiconductor Corp.
DatasheetDownload MACH445-12YC datasheet
Quote
Find where to buy
 
  

 

Features, Applications

s 100-pin version of the MACH435 in PQFP 5 V, in-circuit programmable s JTAG, IEEE 1149.1 JTAG testing capability s 128 macrocells 12 ns tPD s 83 MHz fCNT s 70 inputs with pull-up resistors s 64 outputs s 192 flip-flops 128 macrocell flip-flops 64 input flip-flops

to 20 product terms per function, with XOR s Flexible clocking Four global clock pins with selectable edges Asynchronous mode available for each macrocell 8 "PAL33V16" blocks s Input and output switch matrices for high routability s Fixed, predictable, deterministic delays s JEDEC-file compatible with MACH435 s Zero-hold-time input register option

The is a member of the high-performance EE CMOS MACH 4 family. This device has approximately twelve times the macrocell capability of the popular PAL22V10, with significant density and functional features that the PAL22V10 does not provide. It is architecturally identical to the MACH435, with the addition of JTAG and 5-V programming features. The MACH445 consists of eight PAL blocks interconnected by a programmable central switch matrix. The central switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently. Routability is further enhanced by an input switch matrix and an output switch matrix. The input switch matrix provides input signals with alternative paths into the central switch matrix; the output switch matrix provides flexibility in assigning macrocells to I/O pins. The MACH445 has macrocells that can be configured as synchronous or asynchronous. This allows designers to implement both synchronous and asynchronous logic together on the same device. The two types of design can be mixed in any proportion, since the selection on each macrocell affects only that macrocell. to 20 product terms per function can be assigned. It is possible to allocate some product terms away from a macrocell without losing the use of that macrocell for logic generation. The MACH445 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type, T-type, J-K, or S-R to help reduce the number of product terms used. The flip-flop can also be configured as a latch. The register type decision can be made by the designer or by the software. All macrocells can be connected to an I/O cell through the output switch matrix. The output switch matrix makes it possible to make significant design changes while minimizing the risk of pinout changes.

Block I/O16I/O23 I/O24I/031 Block B Block C Block D 8 I/O Cells Macrocells OE 16 Output Switch Matrix 8 I/O Cells Macrocells 4 16 Macrocells Output Switch Matrix 8 Output Switch Matrix 4 Output Switch Matrix 16 Macrocells 16 Input Switch Matrix Input Switch Matrix Input Switch Matrix X 90 AND Logic Array and Logic Allocator X 90 AND Logic Array and Logic Allocator 4 8 I/O Cells I/O Cells 8 Clock Generator Clock Generator Clock Generator 16 Input Switch Matrix X 90 AND Logic Array and Logic Allocator I2, I5

Input Switch Matrix Input Switch Matrix X 90 AND Logic Array and Logic Allocator OE 16 Macrocells 16 Output Switch Matrix 8 I/O Cells 4 8 I/O Cells 16 8 Output Switch Matrix X 90 AND Logic Array and Logic Allocator 16 Macrocells 16 Output Switch Matrix 8 I/O Cells 8 16 Macrocells Clock Generator Clock Generator I/O48I/O55 Block G I/O40I/O47 Block F Block H


CLK/I GND I I/O VCC Clock or Input Ground Input Input/Output Supply Voltage

 

Related products with the same datasheet
MACH445-15YC
MACH445-20YC
Some Part number from the same manufacture Lattice Semiconductor Corp.
MACH445-15YC High-density ee CMOS Programmable Logic
MACH5 Fifth Generation Mach Architecture
MACHLV210-12 High Density ee CMOS Programmable Logic
OR2C04A OR2C04A (5.0V) 11K Usable Gates, 400 Registers, 6K Max User RAM

LFEC33E-4QN208I : Latticeecp/ec Family Data Sheet

LC4032C-10TN44I : 3.3v/2.5v/1.8v In-system Programmable Superfast High Density PLDs

LC5256MC-5F208C : 3.3v, 2.5V and 1.8V In-system Programmable Expanded Programmable Logic Device Xpld Family

LFE2-20E-5F672I : LatticeECP2/M Family Data Sheet The LatticeECP2/M family of FPGA devices is optimized to deliver high performance features such as advanced DSP blocks, high speed SERDES (LatticeECP2M family only) and high speed source synchronous interfaces in an economical FPGA fabric. This combination was ac

LCMXO1200C-5TN144C : FLASH PLD, 5.1 ns, PBGA256 Specifications: Device Type: SPLD ; Package Type: Other, 14 X 14 MM, CABGA-256 ; Pins: 256 ; Internal Frequency: 420 MHz ; User I/Os: 211 pins ; Propagation Delay: 5.1 ns ; Operating Temperature: 0 to 85 C (32 to 185 F) ; Supply Voltage: 1.8V

LCMXO2280C-5FT324C4W : FLASH PLD, 5.1 ns, PBGA256 Specifications: Device Type: SPLD ; Package Type: Other, 14 X 14 MM, CABGA-256 ; Pins: 256 ; Internal Frequency: 420 MHz ; User I/Os: 211 pins ; Propagation Delay: 5.1 ns ; Operating Temperature: 0 to 85 C (32 to 185 F) ; Supply Voltage: 1.8V

LCMXO256C-5MN100C4W : FLASH PLD, 4.9 ns, PBGA100 Specifications: Device Type: SPLD ; Package Type: Other, 8 X 8 MM, CSBGA-100 ; Pins: 100 ; Internal Frequency: 420 MHz ; User I/Os: 78 pins ; Propagation Delay: 4.9 ns ; Operating Temperature: 0 to 85 C (32 to 185 F) ; Supply Voltage: 1.8V

M4A3-128/64-6YC : EE PLD, 10 ns, PBGA100 Specifications: Package Type: Other, CABGA-100 ; Logic Family: CMOS ; Pins: 100 ; Internal Frequency: 62.5 MHz ; User I/Os: 64 pins ; Propagation Delay: 10 ns ; Operating Temperature: 0 to 70 C (32 to 158 F) ; Supply Voltage: 3.3V

 
0-C     D-L     M-R     S-Z