Details, datasheet, quote on part number: V54C316162V
PartV54C316162V
CategoryMemory => DRAM => SDR SDRAM => 16 Mb
Description200/183/166/143 MHZ 3.3 Volt, 4K Refresh Ultra High Performance 1M X 16 Sdram 2 Banks X 512Kbit X 16ULTRA High PERFORMANCE1M X 16 Sdram 2 Banks X 512Kbit X 16
CompanyMosel-Vitelic
DatasheetDownload V54C316162V datasheet
Quote
Find where to buy
 
  

 

Features, Applications

V54C316162V 200/183/166/143 MHz 3.3 VOLT, 4K REFRESH ULTRA HIGH PERFORMANCE X 16 SDRAM 2 BANKS X 16
Clock Frequency (tCK) Latency Cycle Time (tCK) Access Time (tAC )
Features

s JEDEC Standard 3.3V Power Supply s The V54C316162V is ideally suited for high performance graphics peripheral applications s Single Pulsed RAS Interface s Programmable CAS Latency: 3 s All Inputs are sampled at the positive going edge of clock s Programmable Wrap Sequence: Sequential or Interleave s Programmable Burst Length: and Full Page for Sequential and for Interleave s UDQM & LDQM for byte masking s Auto & Self Refresh s 4K Refresh ms s Burst Read with Single Write Operation

Description

The a 16,777,216 bits synchronous high data rate DRAM organized x 524,288 words by 16 bits. The device is designed to comply with JEDEC standards set for synchronous DRAM products, both electrically and mechanically. Synchronous design allows precise cycle control with the system clock. The CAS latency, burst length and burst sequence must be programmed into device prior to access operation.

CLK CKE CS Clock Input Clock Enable Chip Select

Row Address Strobe Column Address Strobe Write Enable Address Inputs Bank Select Data Input/Output Data Mask Power (+3.3V) Ground Power for I/O's (+3.3V) Ground for I/O's Not connected

MUX Input Buffer Column Decoder UDQM LDQM Memory Array Bank x 16 Output Buffer

Row Address Buffer Column Address Counter Latency 8 Burst Length CLK Programming Register A0-A10, BA Column Address Buffer Row Addresses


 

Related products with the same datasheet
V54C316162V-01
V54C316162V-02
Some Part number from the same manufacture Mosel-Vitelic
V54C316162V-01 200/183/166/143 MHZ 3.3 Volt, 4K Refresh Ultra High Performance 1M X 16 Sdram 2 Banks X 512Kbit X 16ULTRA High PERFORMANCE1M X 16 Sdram 2 Banks X 512Kbit X 16
V54C316162V-5 200/183/166/143 MHZ 3.3 Volt, 4k Refresh Ultra High Performance 1m X 16 Sdram 2 Banks X 512kbit X 16
V54C316162VA High Performance 3.3v Sdram 2 Banksx512kbitx16: 1mx16
V54C316162VC 200/183/166/143 MHZ 3.3 Volt, 2K Refresh Ultra High Performance 1M X 16 Sdram 2 Banks X 512Kbit X 16
V54C316162VC-5 200/183/166/143 MHZ 3.3 Volt, 4k Refresh Ultra High Performance 1m X 16 Sdram 2 Banks X 512kbit X 16
V54C31616G2V 166/143 MHZ 3.3v Ultra High Performance 1mx16 Sdram (2 Banks X 512kx16)
V54C316402VA High Performance 3.3volt Synchronous DRAM 2 Banksx2mbitx4: 4mx4
V54C316802VA High Performance 3.3volt Synchronous DRAM 2 Banksx1mbitx8: 2mx8
V54C31732G2V High Performance 166/143 MHZ 3.3v Enhanced Graphics 512k X 32 Sdram 2 Banksx256kbitx32
V54C3256 256mbit Sdram 3.3 Volt, Tsop ii / Soc Bga / Wbga Package 16m X 16, 32m X 8, 64m X 4
V54C325616-80-404VT-C 256Mbit Sdram 3.3 Volt, Tsop ii / Truecsp Package 16M X 16, 32M X 8, 64M X 4
V54C325616/80/404VT/S/B 256Mbit Sdram 3.3 Volt, Tsop ii / Soc / Wbga Package 16M X 16, 32M X 8, 64M X 4
V54C3256164V High Performance 3.3 Volt 16m X 16 Synchronous DRAM 4 Banks X 4mbit X 16
V54C3256164VB 256Mbit Sdram 3.3 Volt, Tsop ii / Soc / Wbga Package 16M X 16, 32M X 8, 64M X 4
V54C3256164VBUC 256mbit Sdram 3.3 Volt, Tsop ii / Soc Bga / Wbga Package 16m X 16, 32m X 8, 64m X 4
V54C3256164VBUC-T 256Mbit Sdram Low Power 3.3 Volt, 54-pin Tsop ii / 54-ball Soc Bga 16M X 16
V54C3256164VBUT 256mbit Sdram 3.3 Volt, Tsop ii / Soc Bga / Wbga Package 16m X 16, 32m X 8, 64m X 4
V54C3256164VC 256Mbit Sdram 3.3 Volt, Tsop ii / Truecsp Package 16M X 16, 32M X 8, 64M X 4
Same catergory

24C65 : I2C->64K to 512K. The Microchip Technology Inc. Voltage operating range: 5.5V - Peak write current 5.5V - Maximum read current 5.5V - Standby current 1 A typical Industry standard two-wire bus protocol, I2CTM compatible 8 byte page, or byte modes available 2 ms typical write cycle time, byte or page 64-byte input cache for fast write loads Up to eight devices may be connected to the same bus for to 512K.

AL4CE221 : Synchronous FIFO. 9-bit Synchronous Fifo. 04-05-02 02-20-03 Preliminary Version 1.0 Company Contact Information updated 5.0 Pin-out Diagram 5 6.0 Block Diagram 6 7.0 Pin Definition and 6 8.0 Memory Operations 8 10.1 Absolute Maximum Ratings 12 10.2 Recommended Operating Conditions 10.3 DC Characteristics 10.4 AC Electrical Characteristics 13 10.5 Timing Diagrams 14 .

AT25128 : Spi Serial E2PROMs 128k (16,384x8). Serial Peripheral Interface (SPI) Compatible Supports SPI Modes 0 (0,0) and 3 (1,1) Low-voltage and Standard-voltage Operation 2.7 (VCC 1.8 (VCC 5.5V) 3 MHz Clock Rate 64-byte Page Mode and Byte Write Operation Block Write Protection Protect 1/2, or Entire Array Write Protect (WP) Pin and Write Disable Instructions for Both Hardware and Software.

HM628512CLFPI-5 : . Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp. The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips.

HYM7V75A801BTFG : ->Unbuffered DIMM. 8Mx72 Bits PC100 Sdram Unbuffered Dimm Based on 8Mx8 Sdram With Lvttl, 4 Banks & 4K Refresh.

HYS72V32300GR-7-D : 128MB - 2GB, 168pin. HYS 72Vxx3xxGR PC133 Registered SDRAM-Modules V 168-pin Registered SDRAM Modules PC133 128 MByte Module PC133 256 MByte module PC133 512 MByte Module PC133 1 GByte Module PC133 2 GByte Module 168-pin Registered 8 Byte Dual-In-Line SDRAM Module for PC and Server main memory applications One bank x 72, two bank 72 and x 72 organization Optimized for ECC applications.

IDT71V421L : Multiport->16K. High Speed 3.3v 2k X 8 Dual-port Static RAM With Interrupts.

KM68FV1000G : = KM68FV1000 128K x8 Bit Super Low Power And Low Voltage Full CMOS Static RAM ;; Organization = 128Kx8 ;; Vcc(V) = 3.0~3.6 ;; Speed-tAA(ns) = 70,85 ;; Operating Temperature = 0~70,-40~85 ;; Operating Current(mA) = 40 ;; Standby Current(uA) = 5 ;; Package = 32SOP,32TSOP1,32sTSOP1,48CSP ;; Production Status = Eol ;; Comments = -.

M27W202-100B6TR : 2 Mbit 128kb X16 Low Voltage uv EPROM And OTP EPROM. to 3.6V SUPPLY VOLTAGE in READ OPERATION ACCESS TIME: 80ns at VCC 100ns at VCC to 3.6V LOW POWER CONSUMPTION: Active Current 5MHz Standby Current 15A PIN COMPATIBLE with M27C202 PROGRAMMING TIME: 100s/word HIGH RELIABILITY CMOS TECHNOLOGY 2,000V ESD Protection 200mA Latchup Protection Immunity ELECTRONIC SIGNATURE Manufacturer Code: 0020h.

M41T11 : Serial RTC. 512 Bit (64B X 8) Serial Access Timekeeper SRAM. COUNTERS FOR SECONDS, MINUTES, HOURS, DAY, DATE, MONTH, YEARS and CENTURY YEAR 2000 COMPLIANT SOFTWARE CLOCK CALIBRATION AUTOMATIC SWITCH-OVER and DESELECT CIRCUITRY I2C BUS COMPATIBLE 56 BYTES of GENERAL PURPOSE RAM ULTRA-LOW BATTERY SUPPLY CURRENT OF 1A LOW OPERATING CURRENT OF 300A BATTERY OR SUPER-CAP BACK-UP BATTERY BACK-UP NOT RECOMMENDED FOR 3.0V.

M5M4V64S20ATP-10 : 64m ( 4-bank X 4194304-word X 4-bit ) Synchronous DRAM. Some of contents are subject to change without notice. The x 4-bit Synchronous DRAM, with LVTTL interface. All inputs and outputs are referenced to the rising edge of CLK. The M5M4V64S20ATP achieves very high speed data rate to 125MHz, and is suitable for main memory or graphic memory in computer systems. Vdd NC VddQ NC DQ0 VssQ NC VddQ NC DQ1 VssQ.

MR18R1628DF0 : Normal RIMM. = MR18R1622(4/8/G)DF0, MR16R1622(4/8/G)DF0 (16M X 18) X2(4/8/16)pcs RIMM(TM) Module Based on 288Mb D-die, 32s Banks,16K/32ms Ref, 2.5V ;; Density(MB) = 256 ;; Organization = 128Mx18 ;; Component Composition = 288M(5th)x8 ;; Voltage(V) = 2.5 ;; Refresh = 16K/32ms ;; Speed(MHz)/ TRAC(ns) = 800-40(45),1066-32P(*Note1) ;; #of Pin = 184 ;; Production.

MX23L8051 : 8M, 8Mx1. GENERAL x 1 bit structure Single Power Supply Operation to 3.6 volt for read operations Latch-up protected to 100mA from -1V to Vcc +1V PERFORMANCE High Performance - Fast access time: 20MHz serial clock + 1TTL Load) Low Power Consumption - Low active read current: 10mA (typical) 20MHz - Low standby current: 30uA (CMOS) SOFTWARE Input Data Format - 1-byte.

MR36V08G57C : MASK PROM. s: Memory Category: PROM, M_PROM. Memory Configuration x 32 bit Multiplexed Command/Address/Data Page Read Operation Page Size : 4,096 byte Random access time : 1.0us (max) for block read 1.8us (max) for random read Sequential Read : 40ns (min) Read Mode Continuous Read : no wait for next page. Page Read : need wait time for next page Power Supply Voltage Vcc 3.6 V P2ROM stands for Production.

W9825G2JB-6I : 8M X 32 SYNCHRONOUS DRAM, 5 ns, PBGA90. s: Memory Category: DRAM Chip ; Density: 268435 kbits ; Number of Words: 8000 k ; Bits per Word: 32 bits ; Package Type: 8 X 13 MM, 0.80 MM PITCH, ROHS COMPLIANT, TFBGA-90 ; Pins: 90 ; Supply Voltage: 3.3V ; Access Time: 5 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).

 
0-C     D-L     M-R     S-Z