Details, datasheet, quote on part number: V54C316162VC-7
PartV54C316162VC-7
CategoryMemory => DRAM => DDR SDRAM
Description200/183/166/143 MHZ 3.3 Volt, 4k Refresh Ultra High Performance 1m X 16 Sdram 2 Banks X 512kbit X 16
CompanyMosel-Vitelic
DatasheetDownload V54C316162VC-7 datasheet
Quote
Find where to buy
 
  

 

Features, Applications

V54C316162V 200/183/166/143 MHz 3.3 VOLT, 4K REFRESH ULTRA HIGH PERFORMANCE X 16 SDRAM 2 BANKS X 16
Clock Frequency (tCK) Latency Cycle Time (tCK) Access Time (tAC )
Features

s JEDEC Standard 3.3V Power Supply s The V54C316162V is ideally suited for high performance graphics peripheral applications s Single Pulsed RAS Interface s Programmable CAS Latency: 3 s All Inputs are sampled at the positive going edge of clock s Programmable Wrap Sequence: Sequential or Interleave s Programmable Burst Length: and Full Page for Sequential and for Interleave s UDQM & LDQM for byte masking s Auto & Self Refresh s 4K Refresh ms s Burst Read with Single Write Operation

Description

The a 16,777,216 bits synchronous high data rate DRAM organized x 524,288 words by 16 bits. The device is designed to comply with JEDEC standards set for synchronous DRAM products, both electrically and mechanically. Synchronous design allows precise cycle control with the system clock. The CAS latency, burst length and burst sequence must be programmed into device prior to access operation.

CLK CKE CS Clock Input Clock Enable Chip Select

Row Address Strobe Column Address Strobe Write Enable Address Inputs Bank Select Data Input/Output Data Mask Power (+3.3V) Ground Power for I/O's (+3.3V) Ground for I/O's Not connected

MUX Input Buffer Column Decoder UDQM LDQM Memory Array Bank x 16 Output Buffer

Row Address Buffer Column Address Counter Latency 8 Burst Length CLK Programming Register A0-A10, BA Column Address Buffer Row Addresses


 

Related products with the same datasheet
V54C316162V-55
V54C316162V-6
V54C316162V-7
V54C316162VC-5
V54C316162VC-55
V54C316162VC-6
Some Part number from the same manufacture Mosel-Vitelic
V54C31616G2V 166/143 MHZ 3.3v Ultra High Performance 1mx16 Sdram (2 Banks X 512kx16)
V54C316402VA High Performance 3.3volt Synchronous DRAM 2 Banksx2mbitx4: 4mx4
V54C316802VA High Performance 3.3volt Synchronous DRAM 2 Banksx1mbitx8: 2mx8
V54C31732G2V High Performance 166/143 MHZ 3.3v Enhanced Graphics 512k X 32 Sdram 2 Banksx256kbitx32
V54C3256 256mbit Sdram 3.3 Volt, Tsop ii / Soc Bga / Wbga Package 16m X 16, 32m X 8, 64m X 4
V54C325616-80-404VT-C 256Mbit Sdram 3.3 Volt, Tsop ii / Truecsp Package 16M X 16, 32M X 8, 64M X 4
V54C325616/80/404VT/S/B 256Mbit Sdram 3.3 Volt, Tsop ii / Soc / Wbga Package 16M X 16, 32M X 8, 64M X 4
V54C3256164V High Performance 3.3 Volt 16m X 16 Synchronous DRAM 4 Banks X 4mbit X 16
V54C3256164VB 256Mbit Sdram 3.3 Volt, Tsop ii / Soc / Wbga Package 16M X 16, 32M X 8, 64M X 4
V54C3256164VBUC 256mbit Sdram 3.3 Volt, Tsop ii / Soc Bga / Wbga Package 16m X 16, 32m X 8, 64m X 4
V54C3256164VBUC-T 256Mbit Sdram Low Power 3.3 Volt, 54-pin Tsop ii / 54-ball Soc Bga 16M X 16
V54C3256164VBUT 256mbit Sdram 3.3 Volt, Tsop ii / Soc Bga / Wbga Package 16m X 16, 32m X 8, 64m X 4
V54C3256164VC 256Mbit Sdram 3.3 Volt, Tsop ii / Truecsp Package 16M X 16, 32M X 8, 64M X 4
V54C3256164VS 256Mbit Sdram 3.3 Volt, Tsop ii / Soc / Wbga Package 16M X 16, 32M X 8, 64M X 4
 
0-C     D-L     M-R     S-Z