Details, datasheet, quote on part number: V54C316802VA
CategoryMemory => DRAM => SDR SDRAM => 4 Mb
DescriptionHigh Performance 3.3volt Synchronous DRAM 2 Banksx1mbitx8: 2mx8
DatasheetDownload V54C316802VA datasheet


Features, Applications

CAS Latency = 3 System Frequency (fCK) Clock Cycle Time (tCK3) Clock Access Time (tAC3)

s 2 banks x 8 organization s High speed data transfer rates to 125 MHz s Full Synchronous Dynamic RAM, with all signals referenced to clock rising edge s Single Pulsed RAS Interface s Dual Data Mask for Byte Control s Dual Banks controlled A11 s Programmable CAS Latency: 3 s Programmable Wrap Sequence: Sequential or Interleave s Programmable Burst Length: and full page for Sequential Type for Interleave Type s Multiple Burst Read with Single Write Operation s Automatic and Controlled Precharge Command s Random Column Address every CLK (1-N Rule) s Suspend Mode and Power Down Mode s Auto Refresh and Self Refresh s Refresh Interval: ms s Available in 44 Pin 400 mil TSOP-II s LVTTL Interface s Single 0.3 V Power Supply


The is a dual bank Synchronous DRAM organized as 2 banks x 8. The V54C316802VA achieves high speed data transfer rates to 125 MHz by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock All of the control, address, data input and output circuits are synchronized with the positive edge of an externally supplied clock. Operating the two memory banks in an interleaved fashion allows random access operation to occur at higher rate than is possible with standard DRAMs. A sequential and gapless data rate to 125 MHz is possible depending on burst length, CAS latency and speed grade of the device.



CLK CKE Clock Input Clock Enable Chip Select Row Address Strobe Column Address Strobe Write Enable Address Inputs Bank Select Data Input/Output Data Mask Power (+3.3V) Ground Power for I/O's (+3.3V) Ground for I/O's Not connected


Ambient Temperature Under Bias................................... +80 C Storage Temperature (plastic)......... +125 C Input/Output Voltage... -0.5 to Min 4.6) V Voltage Relative to VSS.................. +4.6 V Data Output Current..................................... 50 mA Power dissipation.......................................... 1.0 W

*Note: Operation above Absolute Maximum Ratings can adversely affect device reliability.

Symbol Parameter CI1 CI2 CIO Input Capacitance to A11) Input Capacitance RAS, CAS, WE, CS, CLK, CKE, DQM Output Capacitance (I/O)


Related products with the same datasheet
Some Part number from the same manufacture Mosel-Vitelic
V54C316802VA-10 High Performance 3.3volt Synchronous DRAM 2 Banksx1mbitx8: 2mx8
V54C31732G2V High Performance 166/143 MHZ 3.3v Enhanced Graphics 512k X 32 Sdram 2 Banksx256kbitx32
V54C3256 256mbit Sdram 3.3 Volt, Tsop ii / Soc Bga / Wbga Package 16m X 16, 32m X 8, 64m X 4
V54C325616-80-404VT-C 256Mbit Sdram 3.3 Volt, Tsop ii / Truecsp Package 16M X 16, 32M X 8, 64M X 4
V54C325616/80/404VT/S/B 256Mbit Sdram 3.3 Volt, Tsop ii / Soc / Wbga Package 16M X 16, 32M X 8, 64M X 4
V54C3256164V High Performance 3.3 Volt 16m X 16 Synchronous DRAM 4 Banks X 4mbit X 16
V54C3256164VB 256Mbit Sdram 3.3 Volt, Tsop ii / Soc / Wbga Package 16M X 16, 32M X 8, 64M X 4
V54C3256164VBUC 256mbit Sdram 3.3 Volt, Tsop ii / Soc Bga / Wbga Package 16m X 16, 32m X 8, 64m X 4
V54C3256164VBUC-T 256Mbit Sdram Low Power 3.3 Volt, 54-pin Tsop ii / 54-ball Soc Bga 16M X 16
V54C3256164VBUT 256mbit Sdram 3.3 Volt, Tsop ii / Soc Bga / Wbga Package 16m X 16, 32m X 8, 64m X 4
V54C3256164VC 256Mbit Sdram 3.3 Volt, Tsop ii / Truecsp Package 16M X 16, 32M X 8, 64M X 4
V54C3256164VS 256Mbit Sdram 3.3 Volt, Tsop ii / Soc / Wbga Package 16M X 16, 32M X 8, 64M X 4
V54C3256164VT 256Mbit Sdram 3.3 Volt, Tsop ii / Truecsp Package 16M X 16, 32M X 8, 64M X 4
Same catergory

ADS6632A4A : Synchronous DRAM ( 512k X 32 Bit X 4 Banks ).

CY7C1381B-100AC : Standart Synchronous SRAM. Fast access times: 10.0 ns Fast clock speed: 100, 83 MHz Provide high-performance 3-1-1-1 access rate Optimal for depth expansion 3.3V (5%/+10%) power supply Common data inputs and data outputs Byte Write Enable and Global Write control Chip enable for address pipeline Address, data and control registers Internally self-timed Write Cycle Burst control.

HN29V102414T-50H : Memory. Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp. The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips.

HYM72V64C736LT4-H : ->Registered DIMM. with PLL, based on 64Mx4 SDRAM with LVTTL, 4 banks & 8K Refresh The HYM72V64C736(L)T4 Series are 64Mx72bits ECC Synchronous DRAM Modules. The modules are composed of eighteen 64Mx4bits CMOS Synchronous DRAMs 400mil 54pin TSOP-II package, one 2Kbit EEPROM in 8pin TSSOP package a 168pin glass-epoxy printed circuit board. One 0.22uF and one 0.0022uF decoupling.

K7A803609B : SB & SPB. = K7A803209B 256Kx36 & 256Kx32 & 512Kx18-Bit Synchronous Pipelined Burst SRAM ;; Organization = 256Kx36 ;; Operating Mode = SPB ;; VDD(V) = 3.3 ;; Access Time-tCD(ns) = 2.6,2.8,3.1 ;; Speed-tcyc (MHz) = 250,225,200 ;; I/o Voltage(V) = 3.3,2.5 ;; Package = 100TQFP ;; Production Status = Mass Production ;; Comments = 2E1D.

MSM5116400D : DRAMs and ASMs. 4M X 4 DRAM FPM. The 4-bit dynamic RAM fabricated in Oki's silicon-gate CMOS technology. The MSM5116400D achieves high integration, high-speed operation, and low-power consumption because Oki manufactures the device in a quadruple-layer polysilicon/double-layer metal CMOS process. The MSM5116400D is available a 26/24-pin plastic SOJ, 26/24-pin plastic TSOP. 4-bit.

TM124FBK32I-60 : ti TM124FBK32I, 1 048 576-WORD BY 32-BIT Extended Data Out Module. Organization TM248GBK32H/ I. Single 5-V Power Supply (10% Tolerance) 72-Pin Single In-Line Memory Module (SIMM) for Use With Socket I Uses Two 16M-Bit Dynamic Random-Access Memories (DRAMs) in Plastic Small-Outline J-Lead (SOJ) Package I Uses Four 16M-Bit DRAMs in Plastic SOJ Package Long Refresh Period (1 024 Cycles) All Inputs, Outputs, Clocks.

TM2CN64EFH : 2,097,152 BY 64-bit Sdram Module (dimm). Organization: x 64 Bits x 64 Bits Single 3.3-V Power Supply (10% Tolerance) Designed for 66-MHz 4-Clock Systems JEDEC 168-Pin Dual-In-Line Memory Module (DIMM) Without Buffer for Use With Socket TM2CN64EFH Uses Eight 8-Bit) Synchronous Dynamic RAMs (SDRAMs) in Plastic Thin Small-Outline Packages (TSOPs) TM4CN64EFH Uses Sixteen 8-Bit) SDRAMs in Plastic.

V62C3801024L : Ultra Low Power 128k X 8 CMOS SRAM. Ultra Low-power consumption - Active: 55ns - Stand-by: 5 A (CMOS input/output) 1 A CMOS input/output, L version Single to 3.3V Power Supply Equal access and cycle time 55/70/85/100 ns access time Easy memory expansion with CE1, CE2 and OE inputs 2.0V data retention mode TTL compatible, Tri-state input/output Automatic power-down when deselected The is a low power.

HYS72T128000HR-3S-A : 240-Pin Registered DDR2 SDRAM Modules The memory array is designed with 512-Mbit Double-Data-Rate-Two (DDR2) Synchronous DRAMs. All control and address signals are re-driven on the DIMM using register devices and a PLL for the clock distribution..

W72M64VK : 2Mx64 3.3V Simultaneous Operation Flash Multi-Chip Package Unlock Bypass Program command Reduces overall programming time when issuing multiple program command sequences  Ready/Busy# output (RY/BY#) Hardware method for detecting program or erase cycle completion  Hardware reset pin (RESET#) Hardware method of resetting the internal state machine.

S-24C128C : 2-Wire Serial EEPROM S-24C128C (128K-bit) The S-24C128C is a 2-wire, low current consumption and wide range operation serial E2PROM. The S-24C128C has the capacity of 128K-bit and the organization is 16384 words 8-bit. Page write and sequential read are available..

AM29705ADCB : 16 X 4 MULTI-PORT SRAM, 25 ns, CDIP28. s: Memory Category: SRAM Chip ; Density: 0 kbits ; Number of Words: 16 k ; Bits per Word: 4 bits ; Package Type: CERAMIC, SLIMDIP-28 ; Pins: 28 ; Supply Voltage: 5V ; Access Time: 25 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

AM9131CDM : 1K X 4 STANDARD SRAM, 300 ns, CDIP22. s: Memory Category: SRAM Chip ; Density: 4 kbits ; Number of Words: 1 k ; Bits per Word: 4 bits ; Package Type: DIP, HERMETIC SEALED, SIDE BRAZED, DIP-22 ; Pins: 22 ; Supply Voltage: 5V ; Access Time: 300 ns ; Operating Temperature: -55 to 125 C (-67 to 257 F).

H5MS1222EFP-J3E : 4M X 32 DDR DRAM, PBGA90. s: Memory Category: DRAM Chip ; Density: 134218 kbits ; Number of Words: 4000 k ; Bits per Word: 32 bits ; Package Type: 8 X 13 MM, 1 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, FBGA-90 ; Pins: 90 ; Logic Family: CMOS ; Supply Voltage: 1.8V ; Operating Temperature: -25 to 85 C (-13 to 185 F).

R1RW0416DGE-0PI : STANDARD SRAM. s: Memory Category: SRAM Chip. Wide Temperature Range Version 4M High Speed SRAM 16-bit) The a 4-Mbit high speed static RAM organized 16-bit. It has realized high speed access time by employing CMOS process (6-transistor memory cell) and high speed circuit designing technology. It is most appropriate for the application which requires high speed, high density memory and wide bit width.

TT28HT010F-20C : 128K X 8 EEPROM 5V, 200 ns, CDFP32. s: Density: 1049 kbits ; Number of Words: 128 k ; Bits per Word: 8 bits ; Bus Type: Parallel ; Production Status: Full Production ; Access Time: 200 ns ; Logic Family: CMOS ; Supply Voltage: 5V ; Package Type: CERAMIC, DFP-32 ; Pins: 32 ; Operating Range: Commercial ; Operating Temperature: 0 to 70 C (32 to 158 F).

6167LA100DB : 16K X 1 STANDARD SRAM, 100 ns, CDIP20. s: Memory Category: SRAM Chip ; Density: 16 kbits ; Number of Words: 16 k ; Bits per Word: 1 bits ; Package Type: DIP, 0.300 INCH, CERAMIC, DIP-20 ; Pins: 20 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 100 ns ; Operating Temperature: -55 to 125 C (-67 to 257 F).

71V30L25TF : IC,SRAM,1KX8,CMOS,QFP,64PIN,PLASTIC. s: Memory Category: SRAM Chip. High-speed access Commercial: 25/35/55ns (max.) Low-power operation IDT71V30S Active: 375mW (typ.) Standby: 5mW (typ.) IDT71V30L Active: 375mW (typ.) Standby: 1mW (typ.) On-chip port arbitration logic Interrupt flags for port-to-port communication Fully asynchronous operation from either port Battery backup operation, 2V data retention (L Only).

72V805L10PF : 256 X 18 BI-DIRECTIONAL FIFO, 6.5 ns, PQFP128. s: Memory Category: FIFO ; Density: 5 kbits ; Number of Words: 256 k ; Bits per Word: 18 bits ; Package Type: TQFP, TQFP-128 ; Pins: 128 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 6.5 ns ; Cycle Time: 10 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

0-C     D-L     M-R     S-Z