Details, datasheet, quote on part number: V54C325616-80-404VT-CB7
PartV54C325616-80-404VT-CB7
CategoryMemory => DRAM => SDR SDRAM => 256 Mb
Description256Mbit Sdram 3.3 Volt, Tsop ii / Truecsp Package 16M X 16, 32M X 8, 64M X 4
CompanyMosel-Vitelic
DatasheetDownload V54C325616-80-404VT-CB7 datasheet
  

 

Features, Applications

6 System Frequency (fCK) Clock Cycle Time (tCK3) Clock Access Time (tAC3) CAS Latency = 3 Clock Access Time (tAC2) CAS Latency 2 166 MHz 5.4 ns

Features

banks x 16 organization 4 banks x 8 organization 4 banks x 4 organization High speed data transfer rates to 166 MHz Full Synchronous Dynamic RAM, with all signals referenced to clock rising edge Single Pulsed RAS Interface Data Mask for Read/Write Control Four Banks controlled & BA1 Programmable CAS Latency: 2, 3 Programmable Wrap Sequence: Sequential or Interleave Programmable Burst Length: for Sequential Type for Interleave Type Multiple Burst Read with Single Write Operation Automatic and Controlled Precharge Command Random Column Address every CLK (1-N Rule) Power Down Mode Auto Refresh and Self Refresh Interval: cycles/64 ms Available in 60 Ball TrueCSP and 54 Pin TSOP II LVTTL Interface Single 0.3 V Power Supply

Description

The is a four bank Synchronous DRAM organized as 4 banks 16, 4 banks or 4 banks x 4. The V54C3256(16/80/40)4V(T/C) achieves high speed data transfer rates to 166 MHz by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock All of the control, address, data input and output circuits are synchronized with the positive edge of an externally supplied clock. Operating the four memory banks in an interleaved fashion allows random access operation to occur at higher rate than is possible with standard DRAMs. A sequential and gapless data rate to 166 MHz is possible depending on burst length, CAS latency and speed grade of the device.

Mosel Vitelic Manufactured SYNCHRONOUS DRAM FAMILY

Device Number Special Feature Speed 8 ns Component Package L=Low Power 4 Banks Component Rev Level V=LVTTL

Mosel Vitelic Manufactured SYNCHRONOUS DRAM FAMILY Device Number
Special Feature Speed 8 ns Component Package L=Low Power 4 Banks Component Rev Level V=LVTTL

CLK CKE Clock Input Clock Enable Chip Select Row Address Strobe Column Address Strobe Write Enable Address Inputs Bank Select Data Input/Output Data Mask Power (+3.3V) Ground Power for I/O's (+3.3V) Ground for I/O's Not connected


 

Related products with the same datasheet
V54C325616-80-404VT-CB6
V54C325616-80-404VT-CB7PC
V54C325616-80-404VT-CB8PC
V54C325616-80-404VT-CS6
V54C325616-80-404VT-CS7
V54C325616-80-404VT-CS7PC
V54C325616-80-404VT-CS8PC
V54C325616-80-404VT-CT6
V54C325616-80-404VT-CT7
V54C325616-80-404VT-CT7PC
V54C325616-80-404VT-CT8PC
Some Part number from the same manufacture Mosel-Vitelic
V54C325616-80-404VT-CB7PC 256Mbit Sdram 3.3 Volt, Tsop ii / Truecsp Package 16M X 16, 32M X 8, 64M X 4
V54C325616/80/404VT/S/B 256Mbit Sdram 3.3 Volt, Tsop ii / Soc / Wbga Package 16M X 16, 32M X 8, 64M X 4
V54C3256164V High Performance 3.3 Volt 16m X 16 Synchronous DRAM 4 Banks X 4mbit X 16
V54C3256164VB 256Mbit Sdram 3.3 Volt, Tsop ii / Soc / Wbga Package 16M X 16, 32M X 8, 64M X 4
V54C3256164VBUC 256mbit Sdram 3.3 Volt, Tsop ii / Soc Bga / Wbga Package 16m X 16, 32m X 8, 64m X 4
V54C3256164VBUC-T 256Mbit Sdram Low Power 3.3 Volt, 54-pin Tsop ii / 54-ball Soc Bga 16M X 16
V54C3256164VBUT 256mbit Sdram 3.3 Volt, Tsop ii / Soc Bga / Wbga Package 16m X 16, 32m X 8, 64m X 4
V54C3256164VC 256Mbit Sdram 3.3 Volt, Tsop ii / Truecsp Package 16M X 16, 32M X 8, 64M X 4
V54C3256164VS 256Mbit Sdram 3.3 Volt, Tsop ii / Soc / Wbga Package 16M X 16, 32M X 8, 64M X 4
V54C3256164VT 256Mbit Sdram 3.3 Volt, Tsop ii / Truecsp Package 16M X 16, 32M X 8, 64M X 4
V54C3256404V High Performance 3.3 Volt 64m X 4 Synchronous DRAM 4 Banks X 16mbit X 4
 
0-C     D-L     M-R     S-Z