Details, datasheet, quote on part number: V54C3256164VBUC-TS7PC
PartV54C3256164VBUC-TS7PC
CategoryMemory => DRAM => SDR SDRAM => 256 Mb
Description256Mbit Sdram Low Power 3.3 Volt, 54-pin Tsop ii / 54-ball Soc Bga 16M X 16
CompanyMosel-Vitelic
DatasheetDownload V54C3256164VBUC-TS7PC datasheet
  

 

Features, Applications

6 System Frequency (fCK) Clock Cycle Time (tCK3) Clock Access Time (tAC3) CAS Latency = 3 Clock Access Time (tAC2) CAS Latency 2 166 MHz 5.4 ns

Features

4 banks x 16 organization High speed data transfer rates to 166 MHz Full Synchronous Dynamic RAM, with all signals referenced to clock rising edge Single Pulsed RAS Interface Data Mask for Read/Write Control Four Banks controlled & BA1 Programmable CAS Latency: 2, 3 Programmable Wrap Sequence: Sequential or Interleave Programmable Burst Length: for Sequential Type for Interleave Type Multiple Burst Read with Single Write Operation Automatic and Controlled Precharge Command Random Column Address every CLK (1-N Rule) Power Down Mode Auto Refresh and Self Refresh Interval: cycles/64 ms Available in 54-Ball SOC BGA/ 54-Pin TSOP II LVTTL Interface Single 0.3 V Power Supply Low Power Self Refresh Current L-version 1.0mA U-version 0.6mA

Description

The is a low power four bank Synchronous DRAM organized as 4 banks x 16. The V54C3256164VBUC/T achieves high speed data transfer rates to 166 MHz by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock All of the control, address, data input and output circuits are synchronized with the positive edge of an externally supplied clock. Operating the four memory banks in an interleaved fashion allows random access operation to occur at higher rate than is possible with standard DRAMs. A sequential and gapless data rate to 166 MHz is possible depending on burst length, CAS latency and speed grade of the device. The V54C3256164VBUC/T is ideally suited for high performance, low power systems such as PDA, mobile phone, DSC, and other battery backup applications.

Mosel Vitelic Manufactured Synchronous DRAM Family C=CMOS Family 3.3V, LVTTL Interface Device Number

L=Low Power U=Ultra Low Power Component Rev Level B=0.14um V=LVTTL
(See the balls through the package) : Ball Existing : Depopulated Ball 54B SOC BGA

CLK CKE Clock Input Clock Enable Chip Select Row Address Strobe Column Address Strobe Write Enable Address Inputs Bank Select Data Input/Output Data Mask Power (+3.3V) Ground Power for I/O's (+3.3V) Ground for I/O's Not connected


 

Related products with the same datasheet
V54C3256164VBUC-TB6
V54C3256164VBUC-TB7
V54C3256164VBUC-TB7PC
V54C3256164VBUC-TB8PC
V54C3256164VBUC-TS6
V54C3256164VBUC-TS7
V54C3256164VBUC-TS8PC
V54C3256164VBUC-TT6
V54C3256164VBUC-TT7
V54C3256164VBUC-TT7PC
V54C3256164VBUC-TT8PC
Some Part number from the same manufacture Mosel-Vitelic
V54C3256164VBUC-TS8PC 256Mbit Sdram Low Power 3.3 Volt, 54-pin Tsop ii / 54-ball Soc Bga 16M X 16
V54C3256164VBUT 256mbit Sdram 3.3 Volt, Tsop ii / Soc Bga / Wbga Package 16m X 16, 32m X 8, 64m X 4
V54C3256164VC 256Mbit Sdram 3.3 Volt, Tsop ii / Truecsp Package 16M X 16, 32M X 8, 64M X 4
V54C3256164VS 256Mbit Sdram 3.3 Volt, Tsop ii / Soc / Wbga Package 16M X 16, 32M X 8, 64M X 4
V54C3256164VT 256Mbit Sdram 3.3 Volt, Tsop ii / Truecsp Package 16M X 16, 32M X 8, 64M X 4
V54C3256404V High Performance 3.3 Volt 64m X 4 Synchronous DRAM 4 Banks X 16mbit X 4
V54C3256404VA High Performance 133/125 MHZ 3.3 Volt 64M X 4 Synchronous DRAM
V54C3256404VB 256Mbit Sdram 3.3 Volt, Tsop ii / Soc / Wbga Package 16M X 16, 32M X 8, 64M X 4
V54C3256404VC 256Mbit Sdram 3.3 Volt, Tsop ii / Truecsp Package 16M X 16, 32M X 8, 64M X 4
V54C3256404VS 256Mbit Sdram 3.3 Volt, Tsop ii / Soc / Wbga Package 16M X 16, 32M X 8, 64M X 4
V54C3256404VT 256Mbit Sdram 3.3 Volt, Tsop ii / Truecsp Package 16M X 16, 32M X 8, 64M X 4
 
0-C     D-L     M-R     S-Z