Details, datasheet, quote on part number: V54C3256404VBS6
PartV54C3256404VBS6
CategoryMemory => DRAM => SDR SDRAM => 256 Mb
Description256Mbit Sdram 3.3 Volt, Tsop ii / Soc / Wbga Package 16M X 16, 32M X 8, 64M X 4
CompanyMosel-Vitelic
DatasheetDownload V54C3256404VBS6 datasheet
  

 

Features, Applications

6 System Frequency (fCK) Clock Cycle Time (tCK3) Clock Access Time (tAC3) CAS Latency = 3 Clock Access Time (tAC2) CAS Latency 2 166 MHz 5.4 ns

Features

4 banks x 16 organization 4 banks x 8 organization 4 banks x 4 organization High speed data transfer rates to 166 MHz Full Synchronous Dynamic RAM, with all signals referenced to clock rising edge Single Pulsed RAS Interface Data Mask for Read/Write Control Four Banks controlled & BA1 Programmable CAS Latency: 2, 3 Programmable Wrap Sequence: Sequential or Interleave Programmable Burst Length: for Sequential Type for Interleave Type Multiple Burst Read with Single Write Operation Automatic and Controlled Precharge Command Random Column Address every CLK (1-N Rule) Power Down Mode Auto Refresh and Self Refresh Interval: cycles/64 ms Available in 54 Pin TSOP II, 60 Ball WBGA and SOC BGA LVTTL Interface Single 0.3 V Power Supply

Description

The is a four bank Synchronous DRAM organized as 4 banks 16, 4 banks or 4 banks x 4. The V54C3256(16/80/40)4V(T/S/B) achieves high speed data transfer rates to 166 MHz by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock All of the control, address, data input and output circuits are synchronized with the positive edge of an externally supplied clock. Operating the four memory banks in an interleaved fashion allows random access operation to occur at higher rate than is possible with standard DRAMs. A sequential and gapless data rate to 166 MHz is possible depending on burst length, CAS latency and speed grade of the device.

Mosel Vitelic Manufactured SYNCHRONOUS DRAM FAMILY Device Number Special Feature Speed 8 ns TSOP Component Package L=Low Power 4 Banks V=LVTTL Component Rev Level A=0.17um B=0.14um

CLK CKE Clock Input Clock Enable Chip Select Row Address Strobe Column Address Strobe Write Enable Address Inputs Bank Select Data Input/Output Data Mask Power (+3.3V) Ground Power for I/O's (+3.3V) Ground for I/O's Not connected


 

Related products with the same datasheet
V54C325616/80/404VT/S/BB6
V54C325616/80/404VT/S/BB7
V54C325616/80/404VT/S/BB7PC
V54C325616/80/404VT/S/BB8PC
V54C325616/80/404VT/S/BS6
V54C325616/80/404VT/S/BS7
V54C325616/80/404VT/S/BS7PC
V54C325616/80/404VT/S/BS8PC
V54C325616/80/404VT/S/BT6
V54C325616/80/404VT/S/BT7
V54C325616/80/404VT/S/BT7PC
V54C325616/80/404VT/S/BT8PC
Some Part number from the same manufacture Mosel-Vitelic
V54C3256404VBS7 256Mbit Sdram 3.3 Volt, Tsop ii / Soc / Wbga Package 16M X 16, 32M X 8, 64M X 4
V54C3256404VC 256Mbit Sdram 3.3 Volt, Tsop ii / Truecsp Package 16M X 16, 32M X 8, 64M X 4
V54C3256404VS 256Mbit Sdram 3.3 Volt, Tsop ii / Soc / Wbga Package 16M X 16, 32M X 8, 64M X 4
V54C3256404VT 256Mbit Sdram 3.3 Volt, Tsop ii / Truecsp Package 16M X 16, 32M X 8, 64M X 4
V54C3256804V High Performance 3.3 Volt 32m X 8 Synchronous DRAM 4 Banks X 8mbit X 8
V54C3256804VA High Performance 133/125 MHZ 3.3 Volt 32M X 8 Synchronous DRAM
V54C3256804VB 256Mbit Sdram 3.3 Volt, Tsop ii / Soc / Wbga Package 16M X 16, 32M X 8, 64M X 4
V54C3256804VC 256Mbit Sdram 3.3 Volt, Tsop ii / Truecsp Package 16M X 16, 32M X 8, 64M X 4
V54C3256804VS 256Mbit Sdram 3.3 Volt, Tsop ii / Soc / Wbga Package 16M X 16, 32M X 8, 64M X 4
V54C3256804VT 256Mbit Sdram 3.3 Volt, Tsop ii / Truecsp Package 16M X 16, 32M X 8, 64M X 4
 
0-C     D-L     M-R     S-Z