Details, datasheet, quote on part number: DS8911
CategoryCommunication => Freq/Signal Converters/Generators
DescriptionAM/FM/tv Sound Up-conversion Frequency Synthesizer (discontinued)
CompanyNational Semiconductor Corporation
DatasheetDownload DS8911 datasheet
Find where to buy


Features, Applications

The is a digital Phase-Locked Loop (PLL) frequency synthesizer intended for use as a Local Oscillator (LO) in electronically tuned radios The device is used in conjunction with a serial data controller a loop filter some varactor diodes and several passive elements to provide the local oscillator function for both AM and FM tuning The conventional superheterodyne AM receiver utilizes a low IF or down conversion tuning approach whereby the IF is chosen to be below the frequencies to be received The DS8911 PLL on the other hand utilizes an up-conversion technique in the AM mode whereby the first IF frequency is chosen to be well above the RF frequency range to be tuned This approach eliminates the need for tuned circuits in the AM frontend since the image half IF and other spurious responses occur far beyond the range of frequencies to be tuned Sufficient selectivity and second IF image protection is provided by a crystal filter at the output of the first mixer A significant cost savings can be realized utilizing this upconversion approach to tuning Removal of the AM tuned circuits eliminates the cost of expensive matched varactor diodes and reduces the amount of labor required for alignment down from 6 adjustments to 2 Additional cost savings are realized because up-conversion enables both the AM and FM bands to be tuned using a single Voltage Controlled Oscillator (VCO) operating between 98 and 120 MHz (The 1 LO tuning range found in conventional AM down conversion radios is reduced a 10% tuning range 9 94 MHz 11 02 MHz) Up-conversion AM tuning is accomplished by first dividing the VCO signal down by a modulus 10 to obtain the LO signal This LO in turn is mixed on chip with the RF signal to obtain a first IF at the MIXER output pins This first IF after crystal filtering is mixed (externally) with a reference frequency provided by the PLL to obtain a 450 kHz second IF frequency The DS8911 derives the 450 kHz second IF by mixing 11 55 MHz first IF with 12 00 MHz reference frequency FM and WB (weather band) tuning is done using the conventional down conversion approach Here the VCO signal is buffered to produce the LO signal and then mixed on chip with the RF signal to obtain an IF frequency at the MIXER output pins This IF frequency is typically chosen 10 7 MHz although placement 11 50 MHz can further enhance AM mode performance and minimize IF circuitry The PLL provides phase comparator reference frequencies of and 100 kHz The tuning resolutions resulting from these reference frequencies are determined by dividing the reference by the premix modulus Table II shows the tuning resolutions possible The DS8911 contains the following logic elements a voltage controlled oscillator a reference oscillator a 14-bit programmable dual-modulus counter a reference frequency divider chain a premix divider a mixer a phase comparator a charge pump an operational amplifier and control circuitry for latched serial data entry The DS8913 includes all the above logic elements except that it requires a 10 MHz reference frequency instead of 12 MHz


Direct synthesis SW FM and WB frequencies Serial data entry for simplified processor control and 100 kHz reference frequencies 8 possible tuning resolutions (see Table II) An op amp with high impedance inputs for loop filtering Programmable mixer with high dynamic range

TRI-STATE is a registered trademark of National Semiconductor Corporation MICROWIRETM is a trademark of National Semiconductor Corporation C1995 National Semiconductor Corporation 7398 RRD-B30M105 Printed S A

BIT Outputs The open-collector BIT outputs provide either the status of shift register bits 22 23 and 24 or enable access to key internal circuit test nodes The mode for the bit outputs is controlled by shift register bits 20 and 21 In operation the bit outputs are intended to drive radio functions such as gain mute and AM FM status These outputs can also be used to program the loop gain by connection of an external resistor to IPROG Bit 24 output can also be used a 300 millisecond timer under control of shift register bit 19 During service testing these pins can be used for the purpose of either monitoring or driving internal logic points as indicated in the TEST MODES description under Table V VCOb and VCOe The Voltage Controlled Oscillator inputs drive the 14-bit programmable counter and the premix divider These inputs are the base and emitter leads of a transistor which require connection of a coil varactor and several capacitors to function as a Colpitts oscillator The VCO is designed to operate to 225 MHz The VCO's minimum operating frequency may be limited by the choice of reference frequency and the 961 minimum modulus constraint of the 31 32 dual modulus counter

RF a and RFb The Radio Frequency inputs are fed differentially into the mixer IMXR The bias current for the mixer is programmed by connection of an external resistor to this pin The total mixer output current equals 4 times the current entering this pin MIXER and MIXER The MIXER outputs are the collectors of the double balanced pair mixer transistors They are intended to operate at voltages greater than VCC1 OSCb and OSCc The Reference Oscillator inputs are part of an on-chip Pierce oscillator designed to work in conjunction with 2 capacitors and a crystal resonator The DS8911 requires a 12 MHz crystal to derive the reference frequencies shown in Table II The DS8913 requires 10 MHz crystal The 12 MHz OSC signal is also used externally as the LO to obtain a 450 kHz 2nd IF frequency in the AM mode 2 MHz The 2 MHz output is provided to drive a controller's clock input 50 Hz The 50 Hz output is provided as a time reference for radios with time-of-day clocks IPROG The IPROG pin enables the charge pump to be programmed from mA by connection of an external resistor to ground CPO The Charge Pump Output circuit sources current if the VCO frequency is high and sinks current if the VCO frequency is low The CPO is wired directly to the negative input of the loop filter op amp OP AMP The OP AMP output is provided for loop filtering The op amp has high impedance PMOS gate inputs and is wired as a transconductance amplifier filter The op amp's positive input is internally referenced while its negative input is common with the CPO output

VCC1 The VCC1 pin provides a 5V supply source for all circuitry except the reference divider chain op amp and mixer sections of the die VCC2 The VCC2 pin provides a 12V supply source for the Op amp VCCL The VCCL pin provides an isolated 5V supply source for the premix divider and mixer functions VCCM The VCCM pin provides a 5V supply source for the reference oscillator and divider chain down through the 50 Hz output thus enabling low standby current for time-of-day clock applications GND1 GND2 GNDL and GNDM Provide isolated circuit ground for the various sections of the device DATA and CLOCK The DATA and CLOCK inputs are for serial data entry from a controller They are CMOS inputs with TTL logic thresholds The 24-bit data stream is loaded into the PLL on the positive transition of the CLOCK The first 14 bits of the data stream select PLL divide code in binary form MSB first The 15th through 24th bits select the premix modulus the reference frequency the bit output status and the test operate modes as shown in Tables I through V ENABLE The ENABLE input is a CMOS input with a TTL logic threshold The ENABLE input enables data when at a logic ``one'' and latches data on the transition to a logic ``zero''

cycle the timer's BIT 24 output will finish out the 300 ms pulse Readdressing the device with bit 19 ``HI'' before the timer finishes its cycle will extend the BIT 24 output pulse width 300 ms Addressing should be performed immediately after the 50 Hz output transitions ``HI'' BIT 24's output state is not guaranteed during the first 300 ms after VCC1 power as a result of a timer reset in progress TABLE V Bit FUNCTION OF PINS 4 5 Status of Bits 22-24 Test mode 1 Test mode 2 Test mode 3

Mode Normal Operation Production Test Mode Only

Test Mode 1 Enables the BIT output pins to edge trigger the phase comparator inputs and monitor an internal lock detector BIT 22 negative edge triggers the reference divider input of the phase comparator if the reference divider state is low BIT 23 provides the open collector ORing of the phase comparator's pump up and down outputs BIT 24 negative edge triggers the N counter input of the phase comparator if the N counter state is preconditioned low Test Mode 2 Enables the BIT outputs to clock the programmable N counter monitor its output and force either its load or count condition BIT 22 provides the N counter output which negative edge triggers the phase comparator and which appears low one N counter clock pulse before it reloads BIT 23 positive edge triggers the N counter's clock input if the prescaler's output is preconditioned HI BIT 24 clears the N counter output so that loading will occur on the next N counter clock edge Test Mode 3 Enables the BIT outputs to clock the 50 Hz and 10 kHz reference dividers and monitor the reference divider input to the phase comparator BIT 22 positive edge clocks the 10 kHz reference divider chain if the 10 kHz output is preconditioned HI BIT 23 positive edge clocks the 50 Hz divider chain BIT 24 is the reference divider negative edge trigger input to the phase comparator

TABLE IV Bit 0 1 TIMER OPERATION The timer function is provided for use as a retriggerable ``one shot'' to enable muting for approximately 300 milliseconds after station changes The timer is enabled at bit 24's output if the normal operating mode is selected (shift register bits 20 and 21 e ``LOW'') and shift register bit 19 data is latched as a ``HI'' The timer's output state will invert immediately upon latching bit 19 ``HI'' and remain inverted for approximately 300 milliseconds If the user readdresses the device with bit 19 data ``LOW'' before the timer finishes its Timer Bit 24 Status Bit 24 for 300 ms


Related products with the same datasheet
Some Part number from the same manufacture National Semiconductor Corporation
DS8911V Sound Up-conversion Frequency Synthesizer
DS8913 AM/FM/tv Sound Up-conversion Frequency Synthesizer (discontinued)
DS8913V Sound Up-conversion Frequency Synthesizer
DS8921 DS8921 - Differential Line Drivers And Receiver Pair, Package: Soic Narrow, Pin Nb=8
DS8921A Differential Line Drivers And Receiver PaIR (obsolete)
DS8921AM DS8921 - Differential Line Drivers And Receiver Pair, Package: Soic Narrow, Pin Nb=8
DS8921AT Differential Line Drivers And Receiver PaIR (obsolete)
DS8921ATJ DS8921 - Differential Line Drivers And Receiver Pair, Package: Soic Narrow, Pin Nb=8
DS8921N DS89C21 - Differential CMOS Line Driver And Receiver Pair, Package: Soic Narrow, Pin Nb=8
DS8922 DS8922 - Tri-state RS-422 Dual Differential Line Drivers And Receiver Pair, Package: Soic Narrow, Pin Nb=16
DS8922A Tri-state Rs-422 Dual Differential Line Drivers And Receiver PaIR (discontinued)
DS8922AM DS8922 - Tri-state RS-422 Dual Differential Line Drivers And Receiver Pair, Package: Soic Narrow, Pin Nb=16
DS8923A DS8922 - Tri-state RS-422 Dual Differential Line Drivers And Receiver Pair, Package: Soic Narrow, Pin Nb=16
DS8925 Local Talk Dual Driver/triple Receiver
DS8935 Localtalk Dual Driver/triple Receiver (obsolete)

DM54173J : Tri-state Quad Registers

JM38510/11904BPA : LF411 - Low Offset, Low Drift JFET Input Operational Amplifier, Package: Cerdip, Pin Nb=8

LM4890 : Boomer Audio Power Amplifiers LM4891 - 1 Watt Audio Power Amplifier, Package: Microsmd, Pin Nb=8

LM8364 : Supervisory Function LM8364 - Micropower Undervoltage Sensing Circuits, Package: SOT-23, Pin Nb=5

LMX2470SLEX : Fractional-N PLLs LMX2470 - 2.6 GHZ Delta-sigma Fractional-n PLL With 800 MHZ Integer-n Pll, Package: Evaluation Board, Pin Nb=-

LM2733_07 : 0.6/1.6 MHz Boost Converters With 40V Internal FET Switch in Sot-23

COP8SGH528M8 : 8-bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and Usart

LMZ22010TZ/NOPB : 0A SIMPLE SWITCHER® Power Module With 20V Maximum Input And Current Sharing The LMZ22010 SIMPLE SWITCHER© power module is an easy-to-use step-down DC-DC solution capable of driving up to 10A load. The LMZ22010 is available in an innovative package that enhances thermal performance and allows for

Same catergory

ARA05050 : Reverse Amplifier With Step Attenuator. Low cost integrated monolothic GaAs amplifier with step attenuator Attenuation Range: 0-30 dB, adjustable in 2dB increments via a 4 wire parallel control Meets DOCSIS distortion requirements at +58dBmV output signal level Low distortion and low noise Low signal to noise ratio at all gain levels Frequency range: 5-100MHz 5 Volt operation MCNS/DOCSIS.

AWS5503 : GAAS ic High Power SPDT Reflective Switch Positive Control DC-3 GHZ. GaAs IC High Power SPDT Reflective Switch Positive Control DC-3 GHz High Linearity (IP3 55 dBm @ 1.9 GHz) High Isolation @ 1.9 GHz) Low Insertion Loss @ 1.9 GHz)\ Low DC Power Consumption Positive or 5V Control Voltage Typical applications include: transmit/ receive switch, diversity switching, and antenna selection. The is a Single Pole Double Throw.

CGY2014ATW : CGY2014ATW; Gsm/dcs/pcs Power Amplifier. Preliminary File under Integrated Circuits, IC17 2000 Nov 28 Operates 3.6 V battery supply voltage Power Amplifier (PA) output power: 35 dBm in GSM band and 32.5 dBm in DCS/PCS band Input power: 5 dBm in GSM band and DCS/PCS band Wide operating temperature range from Tamb to +85 °C HTSSOP20 exposed die pad package. APPLICATIONS Dual-band systems: Low Band.

DP8392C : Coaxial Transceiver Interface. The DP8392C Coaxial Transceiver Interface (CTI) is a coaxial cable line driver receiver for Ethernet Thin Ethernet (Cheapernet) type local area networks The CTI is connected between the coaxial cable and the Data Terminal Equipment (DTE) In Ethernet applications the transceiver is usually mounted within a dedicated enclosure and is connected to the DTE via a transceiver.

KFO-RX16CA : Fiber Optic Receiving Module. High PD Sensitivity Optimized for Red Light Data Rate between 100Kbps and 16Mbps Low Power Comsumption for Extended Battery Life Built-in Threshold Control for Improved Noise Margin 3 pin Cap Housing Applications Digital Optical Data-Links Dolby AC-3 Digital Audio Interface Amplifier Power Supply Voltage Input Voltage Operating Temperature Storage Temperature.

KS8808A : = KS8808A PLL Frequency Shinthesizer For Pager ;; Function = PLL Frequency Shynthesizer For Pager ;; = Maximum Operating Frequency(150MHz @ 500mVP-P & VDD1 = 0.95V,180MHz @ 500mVP-P & VDD1 = 1.0V),On-chip Reference Oscillator Supports External Crystal Which Oscillates up to 18MHz ;; Package = 16SSOP ;; Production Status = Mass Production.

M67748HR : RF Power Module For 150-175MHz, 12.5V, 7W FM Portable Radio.

MC54HC4051AJ : Analog Multiplexers/demultiplexers. The MC54/74HC4051A, MC74HC4052A and MC54/74HC4053A utilize silicon­gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. These analog multiplexers/ demultiplexers control analog voltages that may vary across the complete power supply range (from VCC to VEE). The HC4051A, HC4052A and HC4053A are identical.

MF-2500DF-R14-190 : Multi-sourced S-16.1 Receiver Module Single Mode Fiber, Under Development, Transmission Rate=2.5Gbps, Transmission Distance=40km.

MOF-R3K4 : Fiber Optic Receiver. 1.Uni-directional data transmission using plastic fiber 2.Signal transmission speed :MAX. 6 Mbps (NRZ signal) 3.Operating voltage V 4.TTL compatible 5.Suitable for MOF-T3K4 Transmitter Recommended drilling as viewd from the soldering face Tolerance is ±0.3mm unless otherwise noted. @ TA=25oC Symbol Vcc IOH IOL Topr Tstg TSOL Rating +80 260* Unit V mA Parameter.

PM7375 : ATM Adaptation Layer. Atm Sar And PHY Processor For Pci Bus. Provides leaky bucket Peak Cell Rate (PCR) enforcement using eight programmable peak queues coupled with sub-rate control on a per-VC basis. Implements Sustainable Cell Rate (SCR) enforcement using a token generation mechanism on a per-VC basis. Provides an internal VC parameter storage for both the 128 transmit and 128 receive VCs to simplify the design.

S558-5999-T5 : LAN Magnetic. Extended Temp XFMR Module, 10/100Base-TX. Meets all IEEE 802.3standards including 350µH with 8mA bias Operating temperature +85° C Low profile, surface mount packaging rated 225° C peak IR reflow temperature Minimum interwinding breakdown voltage of 1500 Vrms Insertion Loss dB max Return Loss dB min Common to Differential Mode Rejection dB min 80MHz -12 Common to Common Mode Rejection dB min 1MHz.

SSCP111 : PL Media Interface Ic, Cebus Compliant. Integrates Power Amplifier, and Tri-state functions for CEBus Power Line (PL) physical interfaces Replaces approximately 30 discrete components to save board space and increase reliability Implements high-drive Output Amplifier (6 Vp-p into 10 ohm load) to increase performance under low impedance conditions Output Amplifier is a Class AB configuration.

TMP8255AP-5 : Programmable Peripheral Interface.

UPC2766GS : Wide Band iq Demodulator For Digital Video/data Receiver. WIDE BAND IQ DEMODULATOR FOR DIGITAL VIDEO/DATA RECEIVER The is a Silicon monolithic IC designed for use as IQ demodulator in wide dynamic range compressed video or spread spectrum receivers. This IC consists of a wide band RF amplifier, gain control amplifier, dual balanced mixers (DBM), Lo buffers, and & Q output buffer amplifiers. The package is 20 pin SSOP.

DS26522 : Complete T1, E1, or J1 Long-Haul/Short-Haul Transceiver (LIU plus Framer) # Internal Software-Selectable Transmit- and Receive-Side Termination for 100-ohm T1 Twisted Pair, 110-ohm J1 Twisted Pair, 120-ohm E1 Twisted Pair, and 75-ohm E1 Coaxial Applications # Crystal-Less Jitter Attenuator can be Selected for Transmit or Receive Path; Jitter Attenuator.

0-C     D-L     M-R     S-Z