Details, datasheet, quote on part number: MC10158L
PartMC10158L
CategoryLogic => Multiplexers/Demultiplexers => Multiplexers
TitleMultiplexers
DescriptionQuad 2-Input Multiplexer (Non-Inverting), Package: Cdip, Pins=16
CompanyON Semiconductor
DatasheetDownload MC10158L datasheet
Cross ref.Similar parts: MC10158
Quote
Find where to buy
 
  

 

Features, Applications

The is a quad two channel multiplexer. A common select input determines which data inputs are enabled. A high (H) level enables data inputs D10, D20, and D30 and a low (L) level enables data inputs D11, D21, and PD=197 mW typ/pkg (No Load) tpd=2.5 ns typ (Data to Q) 3.2 ns typ (Select to Q) tr, tf=2.5 ns typ (20%­80%)

CDIP­16 L SUFFIX CASE PDIP­16 P SUFFIX CASE 1 MC10158P AWLYYWW MC10158L AWLYYWW
= Assembly Location = Wafer Lot = Year = Work Week

Device MC10158P MC10158FN Package PDIP­16 PLCC­20 Shipping 25 Units / Rail 25 Units / Rail 46 Units / Rail

Pin assignment is for Dual­in­Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18 of the ON Semiconductor MECL Data Book (DL122/D).

Characteristic Power Supply Drain Current Input Current
Output Voltage Output Voltage Threshold Voltage Threshold Voltage
Switching Times (50 Load) Propagation Delay Rise Time Fall Time Data Input Select Input to 80%)
TEST VOLTAGE APPLIED TO PINS LISTED BELOW VIHmax VILmin VIHAmin VILAmax VEE V

Output Voltage Output Voltage Threshold Voltage Threshold Voltage Switching Times Propagation Delay Rise Time Fall Time

Logic 1 Logic 0 Logic 1 Logic 0 (50 Load) Data Input Select Input to 80%)

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50­ohm resistor to ­2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

PLCC­20 FN SUFFIX PLASTIC PLCC PACKAGE CASE 775­02 ISSUE C

NOTES: 1. DATUMS -L-, -M-, AND -N- DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE. 2. DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE. 3. DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH 0.010 (0.250) PER SIDE. 4. DIMENSIONING AND TOLERANCING PER ANSI 1982. 5. CONTROLLING DIMENSION: INCH. 6. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY. 7. DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).


 

Some Part number from the same manufacture ON Semiconductor
MC10158P Quad 2-Input Multiplexer (Non-Inverting) , Package: Plcc, Pins=20
MC10159 Quad 2-input Multiplexer (inverting)
MC10159FNR2 Quad 2-Input Multiplexer (Inverting), Package: Plcc, Pins=20
MC10159P Quad 2-Input Multiplexer (Inverting) , Package: Pdip, Pins=16
MC10161 Binary to 1-8 Decoder (low)
MC10161FN Binary to 1-8 Decoder (Low) , Package: Plcc, Pins=20
MC10161FNR2 Binary to 1-8 Decoder (Low), Package: Plcc, Pins=20
MC10161P Binary to 1-8 Decoder (Low) , Package: Plcc, Pins=20
MC10162
MC10162FN Binary to 1-8 Decoder (High) , Package: Plcc, Pins=20
MC10162FNR2 Binary to 1-8 Decoder (High), Package: Plcc, Pins=20
MC10162P Binary to 1-8 Decoder (High) , Package: Plcc, Pins=20
MC10164 8-line Multiplexer
MC10164FN 8-Line Multiplexer , Package: Plcc, Pins=20
MC10164FNR2 8-Line Multiplexer, Package: Plcc, Pins=20
MC10164P 8-Line Multiplexer , Package: Plcc, Pins=20
MC10166 5-bit Magnitude Comparator
MC10171 Dual Binary to 1-4 Decoder (low)
MC10171FN Dual Binary to 1:4 Decoder (Low) , Package: Plcc, Pins=20
MC10171FNR2 Dual Binary to 1:4 Decoder (Low), Package: Plcc, Pins=20
MC10173 Quad 2-input Multiplexer/latch

MC74HC4052FEL : 8-channel Analog Multiplexer/demultiplexer

MC74LVX132DTR2 : Quad 2-Input NAND Schmitt Trigger , Package: Soic, Pins=14

NCV7382_07 : Enhanced LIN Transceiver

MC14081BDTR2G : Quad 2-Input NOR GATE, Package: Soic, Pins=14

MAX809SN232T1G : Pmic - Supervisor Integrated Circuit (ics) Simple Reset/Power-On Reset Cut Tape (CT) 1; IC MPU SUPERVISORY 2.32V SOT23 Specifications: Output: Push-Pull, Totem Pole ; Reset: Active Low ; Package / Case: TO-236-3, SC-59, SOT-23-3 ; Packaging: Cut Tape (CT) ; Number of Voltages Monitored: 1 ; Reset Timeout: 140 ms Minimum ; Type: Simple Reset/Power-On Reset ; Voltage - Threshold: 2.32V ; Operating Temperature: -40°C ~

NCP502SQ30T2G : 80mA, 1.8V CMOS Low Dropout Voltage Regulator With Enable, Package: SC-88A (SOT-353), Pins=5

SZMMSZ5241BT1G : Diodes, Rectifier - Single Discrete Semiconductor Product; DIODE ZENER 500MW 11V SOD-123 Specifications: Lead Free Status: Lead Free ; RoHS Status: RoHS Compliant

NSBC143EF3T5G : Transistor (bjt) - Single, Pre-biased Discrete Semiconductor Product 100mA 50V 254mW NPN - Pre-Biased; TRANS NPN W/RES 50V SOT1123 Specifications: Transistor Type: NPN - Pre-Biased ; Voltage - Collector Emitter Breakdown (Max): 50V ; Current - Collector (Ic) (Max): 100mA ; Power - Max: 254mW ; Resistor - Base (R1) (Ohms): 4.7K ; Resistor - Emitter Base (R2) (Ohms): 4.7K ; Vce Saturation (Max) @ Ib, Ic: 250mV @ 1mA, 10mA ; Curre

Same catergory

5962-86833012A : ti SN54ALS00A, Quadruple 2-Input Positive-nand Gates. Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs These devices contain four independent 2-input positive-NAND gates. They perform the Boolean functions or in positive logic. The SN54ALS00A and SN54AS00 are characterized for operation over the full military temperature.

74ACT32 : CMOS/BiCMOS->AC/ACT Family. Quad 2-Input OR GATE. s ICC reduced on 74AC only s Outputs source/sink s ACT32 has TTL-compatible inputs Order Number 74ACT32MTC 74ACT32PC Package Number MTC14 N14A Package 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Body 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC.

74F381 : Bipolar->F Family. Arithmetic Logic Unit. Low-input loading minimizes drive requirements Performs six arithmetic and logic functions Selectable Low (clear) and High (preset) functions Carry Generate and Propagate outputs for use with Carry The 74F381 performs three arithmetic and three logic operations on two 4-bit words, A and B. Three additional Select (S0­S2) input codes force the Function.

74LVQ86 : CMOS/BiCMOS->LV/LVQ/LVX Family->Low Voltage. Low Voltage Quad 2-Input Exclusive-OR GATE.

74LVT32373 : Low Voltage 32-Bit Transparent Latch With 3-STATE Outputs (Preliminary).

CD54AC573F3A : D-Type (3-State) Latches. ti CD54AC573, Non-inverting Octal Transparent Latch With 3-State Outputs.

CD74HC107 : CMOS/BiCMOS->HC/HCT Family. Dual J-k Flip-flop With Reset Negative-edge Trigger.

MC74LCX540DT : Buffers. Low-voltage CMOS Octal Buffer Flow Through Pinout , Package: Tssop, Pins=20.

SN74ACT3622 : CMOS/BiCMOS->AC/ACT Family. Clocked Bidirectional Fifo: 256x36x2. Free-Running CLKA and CLKB Can Be Asynchronous or Coincident Two Independent Clocked FIFOs Buffering Data in Opposite Directions Mailbox-Bypass Register for Each FIFO Programmable Almost-Full and Almost-Empty Flags Microprocessor Interface Control Logic IRA, ORA, AEA, and AFA Flags Synchronized by CLKA IRB, ORB, AEB, and AFB Flags Synchronized by CLKB.

SN74AHC595D : ti SN74AHC595, 8-Bit Shift Registers With 3-State Output Registers. Operating Range to 5.5-V VCC 8-Bit Serial-In, Parallel-Out Shift Register Has Direct Clear Latch-Up Performance Exceeds 250 mA Per JESD 17 ESD Protection Exceeds JESD - 2000-V Human-Body Model - 200-V Machine Model - 1000-V Charged-Device Model (C101) The 'AHC595 devices contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type.

SN74LV27AD : ti SN74LV27A, Triple 3-Input Positive-nOR GATE. These triple 3-input positive-NOR gates are designed for to 5.5-V VCC operation. The 'LV27A devices perform the Boolean function C in positive logic. These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered.

SY10/100E431 : . s Differential D, clock and Q s Extended 100E VEE range ­5.5V s VBB output for single-ended use s 1100MHz min. toggle frequency s Edge-triggered asynchronous set and reset s Fully compatible with Motorola MC10E/100E431 s Available in 28-pin PLCC package The SY10/100E431 are 3-bit flip-flops with differential clock, data input and data output. The asynchronous.

UPD16700 : 256-output Tft-lcd Gate Driver. The is a TFT-LCD gate driver equipped with 256-output lines. It can output a high-gate scanning voltage in response to CMOS level input because it provided with a level-shift circuit inside the IC circuit. It can also drive the XGA/SXGA panel. CMOS level input (3.3 V) 256 outputs High-output voltage (VDD2-VEE2 = amplitude: 40 V MAX.) Capable of All-on.

TC74HC352AF(EL) : HC/UH SERIES, DUAL 4 LINE TO 1 LINE MULTIPLEXER, INVERTED OUTPUT, PDSO16. s: Output Characteristics: INVERTED ; Supply Voltage: 5V ; Package Type: SOP, 0.300 INCH, PLASTIC, SOP-16 ; Logic Family: CMOS ; Number of Pins: 16 ; Inputs: 4 ; Propagation Delay: 43 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).

XCV3200E-6CG1156I : FPGA, 16224 CLBS, 876096 GATES, 357.2 MHz, CBGA1156. s: System Gates: 876096 ; Logic Cells / Logic Blocks: 16224 ; Package Type: Other, 1 MM PITCH, CERAMIC, BGA-1156 ; Logic Family: CMOS ; Pins: 1156 ; Internal Frequency: 357 MHz ; Propagation Delay: 0.4700 ns ; Supply Voltage: 1.8V.

74LVT08PWDH-T : LVT SERIES, QUAD 2-INPUT AND GATE, PDSO14. s: Gate Type: AND ; Supply Voltage: 3.3V ; Logic Family: BICMOS ; Inputs: 2 ; Propagation Delay: 4.8 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F) ; Pin Count: 14.

 
0-C     D-L     M-R     S-Z