|Category||Logic => Multiplexers/Demultiplexers => Bipolar->ECL 10 Family|
|Title||Bipolar->ECL 10 Family|
|Description||Quad 2-input Multiplexer (inverting)|
|Datasheet||Download MC10159 datasheet
|Cross ref.||Similar parts: MC10159L, MC10159P|
The is a quad two channel multiplexer with enable. It incorporates common enable and common data select inputs. The select input determines which data inputs are enabled. A high (H) level enables data inputs D10, D20, and D30. A low (L) level enables data inputs D11, D21, and D31. Any change on the data inputs will be reflected at the outputs while the enable is low. Input levels are inverted at the output. PD=218 mW typ/pkg (No Load) tpd=2.5 ns typ (Data to Q) 3.2 ns typ (Select to Q) tr, tf=2.5 ns typ (20%80%)
SELECT D10 4 ENABLE WW = Assembly Location = Wafer Lot = Year = Work Week PLCC20 FN SUFFIX CASE 775 VCC = PIN 16 VEE = PIN PDIP16 P SUFFIX CASE AWLYYWW
Device MC10159P MC10159FN Package PDIP16 PLCC20 Shipping 25 Units / Rail 25 Units / Rail 46 Units / Rail
Pin assignment is for DualinLine Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18 of the ON Semiconductor MECL Data Book (DL122/D).Characteristic Power Supply Drain Current Input Current
Output Voltage Output Voltage Threshold Voltage Threshold Voltage
Switching Times (50 Load) Propagation Delay Rise Time Fall Time Data Input Select Input Enable Input to 80%)TEST VOLTAGE APPLIED TO PINS LISTED BELOW VIHmax VILmin VIHAmin VILAmax VEE V
Output Voltage Output Voltage Threshold Voltage Threshold Voltage Switching Times Propagation Delay
Logic 1 Logic 0 Logic 1 Logic 0 (50 Load) Data Input Select Input Enable Input to 80%)
Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50ohm resistor to 2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.PLCC20 FN SUFFIX PLASTIC PLCC PACKAGE CASE 77502 ISSUE C
NOTES: 1. DATUMS -L-, -M-, AND -N- DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE. 2. DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE. 3. DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH 0.010 (0.250) PER SIDE. 4. DIMENSIONING AND TOLERANCING PER ANSI 1982. 5. CONTROLLING DIMENSION: INCH. 6. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY. 7. DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).
|Some Part number from the same manufacture ON Semiconductor|
|MC10159FNR2 Quad 2-Input Multiplexer (Inverting), Package: Plcc, Pins=20|
|MC10159P Quad 2-Input Multiplexer (Inverting) , Package: Pdip, Pins=16|
|MC10161 Binary to 1-8 Decoder (low)|
|MC10161FN Binary to 1-8 Decoder (Low) , Package: Plcc, Pins=20|
|MC10161FNR2 Binary to 1-8 Decoder (Low), Package: Plcc, Pins=20|
|MC10161P Binary to 1-8 Decoder (Low) , Package: Plcc, Pins=20|
|MC10162FN Binary to 1-8 Decoder (High) , Package: Plcc, Pins=20|
|MC10162FNR2 Binary to 1-8 Decoder (High), Package: Plcc, Pins=20|
|MC10162P Binary to 1-8 Decoder (High) , Package: Plcc, Pins=20|
|MC10164 8-line Multiplexer|
|MC10164FN 8-Line Multiplexer , Package: Plcc, Pins=20|
|MC10164FNR2 8-Line Multiplexer, Package: Plcc, Pins=20|
|MC10164P 8-Line Multiplexer , Package: Plcc, Pins=20|
|MC10166 5-bit Magnitude Comparator|
|MC10171 Dual Binary to 1-4 Decoder (low)|
|MC10171FN Dual Binary to 1:4 Decoder (Low) , Package: Plcc, Pins=20|
|MC10171FNR2 Dual Binary to 1:4 Decoder (Low), Package: Plcc, Pins=20|
|MC10173 Quad 2-input Multiplexer/latch|
|MC10173L Quad 2-Input Multiplexer/Latch, Package: Cdip, Pins=16|
|MC10173P Quad 2-Input Multiplexer/latch , Package: Pdip, Pins=16|
74ALVC162835A : Registered drivers. 74ALVC162835A; 18-bit Registered Driver With 30 Ohm Termination Resistors (3-State);; Package: SOT364-1 (TSSOP56).
CD54HCT00 : . Data sheet acquired from Harris Semiconductor SCHS116A High Speed CMOS Logic Quad 2-Input NAND Gate The Harris CD54HCT00, CD74HC00 and CD74HCT00 logic gates utilize silicon gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive.
GA1087 : 11-output Configurable Clock Buffer. Wide frequency range: 24 MHz to 105 MHz Output configurations: five outputs at fREF five outputs at fREF /2 or six outputs at 2x fREF four outputs at fREF Low output-to-output skew: 150 ps (max) within a group MUX Divide Logic or ÷6 Output Buffers Group B Group A TriQuint's is a configurable clock buffer which generates 11 outputs, operating over a wide.
HD74SSTV16857A : for DIMM->HD74SSTV series. Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp. The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips.
MC12101FN : 130 MHZ Voltage Controlled Multivibrator. High Frequency VCM Ideal for PLL Applications Single External Resistor Determines Center Frequency; Additional Resistor Determines f/V Sensitivity Internal Ripple Counter 1/4, 1/8) for Low Frequency Applications, TTL/ECL Outputs VCO Output Enable Pins (TTL/ECL Level) +5.0 V Single Supply Voltage Packages: DIP, PLCC Pin RF, FS OE FST FSE, FSE FOE, FOE EBE EBT Function.
MC14541BCP : Programmable Oscillator-timer , Package: Pdip, Pins=14. The MC14541B programmable timer consists a 16stage binary counter, an integrated oscillator for use with an external capacitor and two resistors, an automatic poweron reset circuit, and output control logic. Timing is initialized by turning on power, whereupon the poweron reset is enabled and initializes the counter, within the specified VDD range.
MC74LCX244 : CMOS/BiCMOS->LVT/ALVT/LCX/LPT Family->Low Voltage. Low Voltage CMOS Octal Buffer With 5v-tolerant Inputs And Outputs (3-state, Non-inverting).
MM74HC154 : CMOS/BiCMOS->HC/HCT Family. 4 to 16 Line Decoder. The MM74HC154 decoder utilizes advanced silicon-gate CMOS technology, and is well suited to memory address decoding or data routing applications. It possesses high noise immunity, and low power consumption of CMOS with speeds similar to low power Schottky TTL circuits. The MM74HC154 have 4 binary select inputs (A, B, C, and D). If the device is enabled.
NL37WZ14US : Triple Schmitt-trigger Inverter , Package: US8, Pins=8. The is a high performance triple inverter with Schmitt-T rigger inputs operating from 5.5 V supply. Pin configuration and function are the same as the NL37WZ04, but the inputs have hysteresis, and with its Schmitt trigger function, the NL37WZ14 can be used as a line receiver which will receive slow input signals. The NL37WZ14 is capable of transforming.
PI3C32160 : 3.3V, High-bandwidth 16:32-Bit Pci Hot-plug Mux/demux. RON is 9 ohms typical Pullup on B1 and B2 ports Low Power: 70µA typical Industrial Operation Temperature: to +85ºC Near Zero propagation delay Switching speed: 5ns max. Channel on capacitance: 12pF typical VCC Operating Range: +3.6V >100 MHz bandwidth (or clock rate) at 20pF load capacitance Package: 56-pin TSSOP (A) Product Pericom Semiconductors.
SN54ACT00 : CMOS/BiCMOS->AC/ACT Family. Quadruple 2-input Positive-nand Gates. No internal connection ORDERABLE PART NUMBER SNJ54ACT00W SNJ54ACT00FK Tube Tape and reel Tape and reel Tape and reel Tape and reel Tube FUNCTION TABLE (each gate) OUTPUT On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.
SN54LS290 : Decade Counter; 4-bit Binary Counter. The / 74LS290 and SN54/ 74LS293 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (LS290) or divide-by-eight (LS293) section which are triggered by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together (Q to CP)to.
SN74LVT646 : Bus Oriented Circuits. 3.3v Abt Octal Bus Transceiver And Register With 3-state Outputs.
SY10EP51V : Differential Clock D Flip-flop. 3.3V and 5V power supply options 320ps typical propagation delay Maximum frequency > 3GHz typical 75 internal input pulldown resistor Transistor count: 143 Available 8-Pin (3mm) MSOP and SOIC packages The a D flip-flop with reset and differential clock. The device is pin and functionally equivalent to the EL51 device. The reset input is an asynchronous,.
TC4050BFN : TC4000B Series. Function = Hex Non-inverting Buffer/converter ;; Pins = 16.
TC74AC280 : CMOS/BiCMOS->AC/ACT Family. 9-bit Parity Generator/checker.
A2F200M3B-1FG256YI : FPGA, 4608 CLBS, 200000 GATES, PBGA256. s: System Gates: 200000 ; Logic Cells / Logic Blocks: 4608 ; Package Type: Other, 1 MM PITCH, FBGA-256 ; Logic Family: CMOS ; Pins: 256 ; Supply Voltage: 1.5V.
EP4CE10E22 : FPGA, 47 CLBS, PQFP144. s: Device Type: FPGA ; Logic Cells / Logic Blocks: 47 ; Package Type: Other, EQFP-144 ; Pins: 144 ; Supply Voltage: 1.2V.
TTMC54HC00J : IC,LOGIC GATE,QUAD 2-INPUT NAND,HC-CMOS,DIP,14PIN,CERAMIC.