|Category||Logic => Decoders/Demultiplexers|
|Datasheet||Download MC10162 datasheet
|Cross ref.||Similar parts: MC10162FN, MC10162FNR2, MC10162L|
The MC10162 is designed to convert three lines of input data to a oneofeight output. The selected output will be high while all other outputs are low. The enable inputs, when either or both are high, force all outputs low. The is a true parallel decoder. No series gating is used internally, eliminating unequal delay times found in other decoders. This device is ideally suited for demultiplexer applications. One of the two enable inputs is used as the data input, while the other is used as a data enable input. A complete mux/demux operation on 16 bits for data distribution is illustrated in Figure 1 of the MC10161 data sheet. 315 ns typ/pkg (No Load) tpd 4.0 ns typ tr, 2.0 ns typ (20%80%)
CDIP16 L SUFFIX CASE PDIP16 P SUFFIX CASE PLCC20 FN SUFFIX CASE 775 10162 AWLYYWW MC10162P AWLYYWW MC10162L AWLYYWW= Assembly Location = Wafer Lot = Year = Work Week
Pin assignment is for DualinLine Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18 of the ON Semiconductor MECL Data Book (DL122/D).
Device MC10162P MC10162FN Package PDIP16 PLCC20 Shipping 25 Units / Rail 25 Units / Rail 46 Units / RailCharacteristic Power Supply Drain Current Input Current
Output Voltage Output Voltage Threshold Voltage Threshold Voltage
Switching Times (50 Load) Propagation Delay Rise Time Fall Time to 80%)
Output Voltage Output Voltage Threshold Voltage Threshold Voltage Switching Times Propagation Delay Rise Time Fall Time
Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50ohm resistor to 2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.PLCC20 FN SUFFIX PLASTIC PLCC PACKAGE CASE 77502 ISSUE C
NOTES: 1. DATUMS -L-, -M-, AND -N- DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE. 2. DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE. 3. DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH 0.010 (0.250) PER SIDE. 4. DIMENSIONING AND TOLERANCING PER ANSI 1982. 5. CONTROLLING DIMENSION: INCH. 6. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY. 7. DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).
|Some Part number from the same manufacture ON Semiconductor|
|MC10162FN Binary to 1-8 Decoder (High) , Package: Plcc, Pins=20|
|MC10162FNR2 Binary to 1-8 Decoder (High), Package: Plcc, Pins=20|
|MC10162P Binary to 1-8 Decoder (High) , Package: Plcc, Pins=20|
|MC10164 8-line Multiplexer|
|MC10164FN 8-Line Multiplexer , Package: Plcc, Pins=20|
|MC10164FNR2 8-Line Multiplexer, Package: Plcc, Pins=20|
|MC10164P 8-Line Multiplexer , Package: Plcc, Pins=20|
|MC10166 5-bit Magnitude Comparator|
|MC10171 Dual Binary to 1-4 Decoder (low)|
|MC10171FN Dual Binary to 1:4 Decoder (Low) , Package: Plcc, Pins=20|
|MC10171FNR2 Dual Binary to 1:4 Decoder (Low), Package: Plcc, Pins=20|
|MC10173 Quad 2-input Multiplexer/latch|
|MC10173L Quad 2-Input Multiplexer/Latch, Package: Cdip, Pins=16|
|MC10173P Quad 2-Input Multiplexer/latch , Package: Pdip, Pins=16|
|MC10174 Dual 4 to 1 Multiplexer|
|MC10174FN Dual 4:1 Multiplexer , Package: Plcc, Pins=20|
|MC10174L Dual 4:1 Multiplexer, Package: Cdip, Pins=16|
|MC10174P Dual 4:1 Multiplexer , Package: Plcc, Pins=20|
|MC10175 Quint Latch|
|MC10175FN Quint Latch , Package: Plcc, Pins=20|
|MC10175L Quint Latch, Package: Cdip, Pins=16|
74ACT11021D : ti 74ACT11021, Dual 4-Input Positive-and Gates. Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPIC t (Enhanced-Performance Implanted CMOS) 1-mm Process 500-mA Typical Latch-Up Immunity at 125°C Package Options Include Plastic SmallOutline Packages, Ceramic Chip Carriers, and Standard Plastic.
74F273 : Bipolar->F Family. Octal D-type Flip-flop. The 74F273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously. The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding.
DM5490 : Bipolar->TTL Family. Decade And Binary Counters. Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter for which the count cycle length is divide-by-five for the 90A and divideby-eight for the 93A All of these counters have a gated zero reset and the 90A also has gated set-to-nine inputs for use in BCD nine's.
ispXPGA : Double Data Rate (DDR)SDRAM Controller. Double Data Rate (DDR) SDRAM Controller Performance of Greater than 100MHz (200 DDR) Interfaces to JEDEC Standard DDR SDRAMs Supports DDR SDRAM Data Widths 16, 32 and 64 Bits Supports to 8 External Memory Banks Programmable Burst Lengths or 8 Programmable CAS Latency or 3.0 Byte-level Writing Supported Increased Throughput Using Command Pipelining and Bank.
IW4503BD : Hex Buffer16. The is a hex noninverting buffer with 3-state outputs having high sink- and source-current capability. Two output ENABLE controls are provided, one of which controls four buffers and the other controls the remaining two buffers. Operating Voltage Range: 18 V Maximum input current 18 V over full packagetemperature range; 18 V and 25°C Noise margin (over.
MC74ACT05 : CMOS/BiCMOS->AC/ACT Family. Hex Inverter With Open Drain Outputs. The MC74AC/ACT05 is identical in pinout to the LS05. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with TTL outputs. Device MC74AC05DTR2 MC74ACT05DT Package SOIC14 TSSOP14 Shipping 25 Units/Rail 25 Units/Rail 55 Units/Rail 2500 Tape & Reel 55 Units/Rail 2500 Tape & Reel 96 Units/Rail TSSOP14.
N74F350D : 4-bit Shifter. Shifts 4 bits of data to places under control of two 3-State outputs for bus organized systems The is a combination logic circuit that shifts a 4-bit word from to 3 places. No clocking is required as with shift registers. The 74F350 can be used to shift any number of bits any number of places up or down by suitable interconnection. Shifting can be: 1. Logical.
SN74CBT16233 : Multiplexers. 16-bit 1-of-2 Fet Multiplexer/demultiplexer. Member of the Texas Instruments Widebus Family 5- Switch Connection Between Two Ports TTL-Compatible Input Levels The 16-bit 1-of-2 FET multiplexer/demultiplexer used in applications in which two separate data paths must be multiplexed onto, or demultiplexed from, a single path. This device can be used for memory interleaving, where two different banks.
SN74CBT3253 : Multiplexers. Dual 1-of-4 Fet Multiplexer/demultiplexer. D, DB, DBQ, OR PW PACKAGE (TOP VIEW) RGY PACKAGE (TOP VIEW) The is a dual 1-of-4 high-speed TTL-compatible FET multiplexer/demultiplexer. The low on-state resistance of the switch allows connections to be made with minimal propagation delay. 2OE, S0, and S1 select the appropriate B output for the A-input data. ORDERING INFORMATION TA QFN RGY SOIC.
SN74LV573ADB : Octal Transparent D-type Latches With 3-state Outputs. SN54LV573A, SN74LV573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS The 'LV573A devices are octal transparent D-type latches designed for to 5.5-V VCC operation. These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer.
SN74LVC138A : CMOS/BiCMOS->LVC/ALVC/VCX Family->Low Voltage. 3-line to 8-line Decoder/demultiplexer.
TC74VHC20F : CMOS/BiCMOS->VHC/VHCT/74V1 Family->Low Voltage. Dual 4-input NAND Gate.
74AUP1G885 : The 74AUP1G885 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power consumption.
933714500652 : HC/UH SERIES, 9-BIT ENCODER, PDSO16. s: Number of Bits: 9 ; Supply Voltage: 4.5 ; Package Type: PLASTIC, SO-16 ; Logic Family: CMOS ; Number of Pins: 16 ; Propagation Delay: 240 ns ; Operating Temperature: -40 to 125 C (-40 to 257 F).