|Category||Logic => Schmitt Triggers|
|Description||Hex Inverter Schmitt Trigger|
|Company||Philips Semiconductors (Acquired by NXP)|
|Datasheet||Download I74F14N datasheet
|Cross ref.||Similar parts: CD4001UB, CD40106B, CD4011B, CD4011B-MIL, CD4011UB, CD4011UB-MIL, CD4012B, CD4049UB, CD4069UB, CD4069UB-MIL|
TYPE TYPICAL PROPAGATION DELAY 5.0ns TYPICAL SUPPLY CURRENT (TOTAL) 18mA
The 74F14 contains six logic inverters which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter free output signals. In addition, they have greater noise margin than conventional inverters. Each circuit contains a Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem-pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transitions, and provide different input threshold voltages for positive-going and negative-going input threshold (typically 800mV) is determined internally by resistor ratios and is insensitive to temperature and supply voltage variations.
ORDER CODE DESCRIPTION 14-pin plastic DIP 14-pin plastic SO COMMERCIAL RANGE VCC 5V ±10%, Tamb N74F14N N74F14D INDUSTRIAL RANGE VCC 5V ±10%, Tamb I74F14N I74F14D PKG DWG SOT27-1 SOT108-1
PINS Dn Qn DESCRIPTION Data inputs Data output 74F (U.L.) HIGH/LOW 1.0/1.0 50/33 LOAD VALUE HIGH/LOW 20µA/0.6mA 1.0mA/20mANOTE: 1 One (1.0) FAST unit load is defined as: 20µA in the High state and 0.6mA in the Low state.
INPUTS L H NOTES: H = High voltage level L = Low voltage level OUTPUT H L
(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.) SYMBOL VCC VIN IIN VOUT IOUT Tamb Tstg Supply voltage Input voltage Input current Voltage applied to output in high output state Current applied to output in low output state Commercial range Operating free-air free air temperature range Storage temperature range Industrial range PARAMETER RATING 0.5 to VCC to +150 UNIT mA °C
SYMBOL PARAMETER MIN VCC VIH VIL IIk IOH IOL Tamb Supply voltage High-level input voltage Low-level input voltage Input clamp current High-level output current Low-level output current Commercial range Operating free air temperature range Industrial range LIMITS NOM 5.0 MAX mA °C UNIT
|Some Part number from the same manufacture Philips Semiconductors (Acquired by NXP)|
|I74F157AD Data Selectors/multiplexers|
|I74F161AD 4-bit Binary Counter|
|I74F163AD 74F161A/74F163A; 4-bit Binary Counter;; Package: SOT109 (SO16), SOT38-4 (DIP16)|
|I74F164D 8-bit Serial-in Parallel-out Shift Register|
|I74F166D 8-bit Bidirectional Universal Shift Register|
|I74F175AD 74F175A; Quad D Flip-flop;; Package: SOT109-1 (SO16), SOT38-4 (DIP16)|
|I74F175AN Quad D Flip-flop|
|I74F244D Octal Buffers 3-state|
|I74F257AD Quad 2-line to 1-line Selector/multiplexer, Non-inverting 3-state|
|I74F27D Triple 3-input NOR GATE|
|I74F280BD 9-bit Odd/even Parity Generator/checker|
|I74F3037D Quad 2-input NAND 30ohm Driver|
|I74F32D 74F32; Quad 2-input OR GATE;; Package: SOT108-1 (SO14), SOT27-1 (DIP14)|
|I74F38D Quad 2-input NAND Buffer Open Collector|
|I74F50728D 74F50728; Synchronizing Cascaded Dual Positive Edge-triggered D-type Flip-flop;; Package: SOT108-1 (SO14), SOT27-1 (DIP14)|
|I74F50729D 74F50729; Synchronizing Dual D-type Flip-flop With Edge-triggered Set And Reset And Metastable Immune Characteristics;; Package: SOT27-1 (DIP14)|
|I74F50729N Synchronizing Dual D-type Flip-flop With Edge-triggered Set And Reset With Metastable Immune Characteristics|
|I74F655AD Octal Buffer/driver With Parity, Non-inverting (3-State)|
74HC243 : 74HC/HCT243; Quad Bus Transceiver; 3-state;; Package: SOT108-1 (SO14), SOT27-1 (DIP14), SOT337-1 (SSOP14)
74LV32D : 74LV32; Quad 2-input OR GATE;; Package: SOT108-1 (SO14), SOT27-1 (DIP14), SOT337-1 (SSOP14), SOT402-1 (TSSOP14)
74LVC32245AEC : Bus Oriented Circuits 74LVC32245A; 74LVCH32245A; 32-bit Bus Transceiver With Direction Pin; 5 V Tolerant; 3-state
74LVCV2G66DP : Overvoltage Tolerant Bilateral Switch.the 74LVCV2G66 is a High-performance, Low-power, Low-voltage, Si-gate CMOS Device That Provides Superior Performance to MOSt Advanced CMOS Compatible TTL Families. The 74LVCV2G66 Provides Two Single Pole, Single Throw Analog or Digital Switches
P87C58SFBB : 80c51 8-bit Microcontroller Family 8k.64k/256.1k Otp/rom/romless, Low Voltage 2.7v.5.5v, Low Power, High Speed 33 MHZ
PCA1601U/10 : PCA16xx Series; 32 KHZ Watch Circuits With EePROM
PHC20512 : PHC20512; Complementary Enhancement Mode MOS Transistors
PHD12N10E : PHD12N10E; Powermos Transistor
SA7025 : SA7025; Low-voltage 1GHz Fractional-n Synthesizer
TDA8006AH/C216 : Contact Smart Card Reader TDA8006; Multiprotocol ic Card Coupler;; Package: SOT307-2 (QFP44)
LH7A400N0B000B5 : 32-Bit System-on-Chip The LH7A400, powered by an ARM922T, is a complete System-on-Chip with a high level of integration to satisfy a wide range of requirements and expectations.
BAS21W : Switching Diodes High-voltage switching diodes, encapsulated in a very small Surface-Mounted Device (SMD) plastic package.
74LVC574A : 3.3V CMOS Octal Edge-triggered D-type Flip-flop With 3-STATE Outputs, 5V Tolerant I/o.
ACS280D : Radiation Hardened 9-bit Odd/ Even Parity Generator Checker. Radiation Hardened 9-Bit Odd/ Even Parity Generator Checker 14 PIN CERAMIC DUAL-IN-LINE MIL-STD-1835 DESIGNATOR, CDIP2-T14, LEAD FINISH C TOP VIEW Devices QML Qualified in Accordance with MIL-PRF-38535 Detailed Electrical and Screening Requirements are Contained in SMD# 5962-96708 and Intersil' QM Plan 1.25 Micron Radiation Hardened SOS CMOS Total Dose.
AVGDV74HCT14AD : Hex Schmitt Trigger Inverter, Plastic Sop, Surface Mount.
CD54ACT153F3A : Multiplexers. ti CD54ACT153, Dual 4-Input Multiplexers. Inputs Are TTL-Voltage Compatible Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption Balanced Propagation Delays ±24-mA Output Drive Current Fanout 15 F Devices SCR-Latchup-Resistant CMOS Process and Circuit Design Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015 Each of these data selectors/multiplexers contains inverters.
CD54HC166F3A : ti CD54HC166, High Speed CMOS Logic 8-Bit Parallel-in/serial-out Shift Register.
CD74HC75 : CMOS/BiCMOS->HC/HCT Family. Dual 2-bit Bistable Transparent Latch. Data sheet acquired from Harris Semiconductor SCHS135D latches. Each one of the 2-bit latches is controlled by separate Enable inputs (1E and 2E) which are active LOW. When the Enable input is HIGH data enters the latch and appears at the Q output. When the Enable input (1E and 2E) is LOW the output is not affected. Buffered Inputs and Outputs Fanout.
DM74LS390 : Bipolar->LS Family. Dual 4-Bit Decade Counter. Each of these monolithic circuits contains eight masterslave flip-flops and additional gating to implement two individual four-bit counters in a single package. The DM74LS390 incorporates dual divide-by-two and divideby-five counters, which can be used to implement cycle lengths equal to any whole and/or cumulative multiples of 2 and/or to divide-by-100.
MC74LVX139D : Multiplexers. Dual 2-to-4 Decoder/ Demultiplexer , Package: Soic, Pins=16.
MC74VHC1G32DTT1 : 1-Gate. 2-Input OR GATE, Package: SOT-23 / TSOP-5, Pins=5. The is an advanced high speed CMOS 2-input OR gate fabricated with silicon gate CMOS technology. The internal circuit is composed of multiple stages, including a buffer output which provides high noise immunity and stable output. The MC74VHC1G32 input structure provides protection when voltages 7.0 V are applied, regardless of the supply voltage. This.
SN54HC161 : CMOS/BiCMOS->HC/HCT Family. 4-bit Synchronous Binary Counters. Wide Operating Voltage Range 6 V Outputs Can Drive To 10 LSTTL Loads Low Power Consumption, 80-µA Max ICC Typical tpd ns ±4-mA Output Drive 5 V Low Input Current 1 µA Max Internal Look-Ahead for Fast Counting Carry Output for n-Bit Cascading Synchronous Counting Synchronously Programmable These synchronous, presettable counters feature an internal carry.
SN7414 : Bipolar->TTL Family. Hex Inverting Schmitt Trigger. Operation From Very Slow Edges Improved Line-Receiving Characteristics High Noise Immunity Each circuit functions as an inverter, but because of the Schmitt action, it has different input threshold levels for positive-going (VT+) and negative-going (VT) signals. These circuits are temperature compensated and can be triggered from the slowest of input.
SN74BCT2410DW : Non-Inverting Buffers and Drivers. ti SN74BCT2410, 11-Bit MOS Memory Drivers With 3-State Outputs.
SN74HCT245 : Bus Oriented Circuits. Octal Line Transceiver With 3-state Outputs. D Operating Voltage Range V D High-Current 3-State Outputs Drive Bus Lines Directly To 15 LSTTL Loads Low Power Consumption, 80-µA Max ICC Typical tpd ns ±6-mA Output Drive 5 V Low Input Current 1 µA Max Inputs Are TTL-Voltage Compatible These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function.
SY100E112 : Bipolar->ECL 10 Family. Quad Driver. 600ps max. propagation delay Extended 100E VEE range to 5.5V Common enable input Fully compatible with industry standard 10KH, 100K I/O levels s Internal 75K input pulldown resistors s Fully compatible with Motorola MC10E/100E112 s Available in 28-pin PLCC package The SY10/100E112 are quad drivers designed for use in new, high-performance ECL systems.
TMC2249A : Digital Mixer. 60 MHz input and computation rate Two 12-bit multipliers Separate data and coefficient inputs Independent, user-selectable pipeline delays to 16 clocks on all input ports Separate 16-bit input port allows cascading or addition of a constant User-selectable rounded output Internal 1/2 LSB rounding of products Fully registered, pipelined architecture.
A3P030-1QN68YI : FPGA, 768 CLBS, 30000 GATES, QCC68. s: System Gates: 30000 ; Logic Cells / Logic Blocks: 768 ; Package Type: QFP, Other, 8 X 8 MM, 0.90 MM HEIGHT, 0.40 MM PITCH, QFP-68 ; Logic Family: CMOS ; Pins: 68 ; Operating Temperature: -40 to 85 C (-40 to 185 F) ; Supply Voltage: 1.5V.
74F112PCX : F/FAST SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT. s: Flip-Flop Type: J-K ; Triggering: Negative-edge Triggered ; Supply Voltage: 5V ; Output Characteristics: Complementary Output ; Propagation Delay: 7.5 ns ; fMAX: 105 MHz ; Operating Temperature: 0 to 70 C (32 to 158 F) ; Logic Family: TTL.