Details, datasheet, quote on part number: I74F163AN
PartI74F163AN
CategoryLogic => Counters
Description74F161A/74F163A; 4-bit Binary Counter;; Package: SOT109 (SO16), SOT38-4 (DIP16)
CompanyPhilips Semiconductors (Acquired by NXP)
DatasheetDownload I74F163AN datasheet
Cross ref.Similar parts: SN74F163AN, SN74F161AN, CD54ACT161, CD54ACT163, CD54HCT163, CD74ACT161, CD74ACT163, CD74HCT163, SN54163, SN54ALS161B
Quote
Find where to buy
 
  

 

Features, Applications

Product specification Supersedes data of 1996 Jan 29 IC15 Data Handbook 2000 Jun 30
FEATURES

Synchronous counting and loading Two count enable inputs for n-bit cascading Positive edge-triggered clock Asynchronous Master Reset (74F161A) Synchronous Reset (74F163A) High speed synchronous expansion Typical count rate of 130MHz Industrial range to +85C) available

DESCRIPTION

4-bit binary counters feature an internal carry look-ahead and can be used for high-speed counting. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock. The clock input is buffered. The outputs of the counters may be preset to High or Low level. A Low level at the Parallel Enable (PE) input disables the counting action and causes the data at the D0D3 inputs to be loaded into the counter on the positive-going edge of the clock (provided that the setup and hold requirements for PE are met). Preset takes place regardless of the levels at Count Enable (CEP, CET) inputs.

A Low level at the Master Reset (MR) input sets all the four outputs of the flip-flops 74F161A to Low levels, regardless of the levels at CP, PE, CET and CEP inputs (thus providing an asynchronous clear function). For the 74F163A, the clear function is synchronous. A Low level at the Synchronous Reset (SR) input sets all four outputs of the flip-flops Q3) to Low levels after the next positive-going transition on the clock (CP) input (provided that the setup and hold time requirements for SR are met). This action occurs regardless of the levels at PE, CET, and CEP inputs. The synchronous reset feature enables the designer to modify the maximum count with only one external NAND gate (see Figure 1). The carry look-ahead simplifies serial cascading of the counters. Both Count Enable (CEP and CET) inputs must be High to count. The CET input is fed forward to enable the TC output. The TC output thus enabled will produce a High output pulse of a duration approximately equal to the High level output of Q0. This pulse can be used to enable the next cascaded stage (see Figure 2). The TC output is subjected to decoding spikes due to internal race conditions. Therefore, it is not recommended for use as clock or asynchronous reset for flip-flops, registers, or counters.

ORDER CODE DESCRIPTION 16-pin plastic DIP 16-pin plastic SO COMMERCIAL RANGE VCC 5V 10%, Tamb N74F161AD, N74F163AD INDUSTRIAL RANGE VCC 5V 10%, Tamb I74F161AD, I74F163AD DRAWING NUMBER SOT38-4 SOT109-1

PINS D3 CEP CET Q3 DESCRIPTION Data inputs Count Enable Parallel input Count Enable Trickle input Clock input (active rising edge) Parallel Enable input (active Low) Asynchronous Master Reset input (active Low) for 74F161A Synchronous Reset input (active Low) for 74F163A Terminal count output Flip-flop outputs 74F (U.L.) HIGH/LOW LOAD VALUE HIGH/LOW 20A/0.6mA 1.0mA/20mA

NOTE: One (1.0) FAST unit load is defined as: 20A in the High state and 0.6mA in the Low state.



 

Related products with the same datasheet
74F163A
I74F163AD
N74F163AD
Some Part number from the same manufacture Philips Semiconductors (Acquired by NXP)
I74F164D 8-bit Serial-in Parallel-out Shift Register
I74F166D 8-bit Bidirectional Universal Shift Register
I74F175AD 74F175A; Quad D Flip-flop;; Package: SOT109-1 (SO16), SOT38-4 (DIP16)
I74F175AN Quad D Flip-flop
I74F175D
I74F175N
I74F244D Octal Buffers 3-state
I74F257AD Quad 2-line to 1-line Selector/multiplexer, Non-inverting 3-state
I74F27D Triple 3-input NOR GATE
I74F280BD 9-bit Odd/even Parity Generator/checker
I74F3037D Quad 2-input NAND 30ohm Driver
I74F32D 74F32; Quad 2-input OR GATE;; Package: SOT108-1 (SO14), SOT27-1 (DIP14)
I74F38D Quad 2-input NAND Buffer Open Collector
I74F50728D 74F50728; Synchronizing Cascaded Dual Positive Edge-triggered D-type Flip-flop;; Package: SOT108-1 (SO14), SOT27-1 (DIP14)
I74F50729D 74F50729; Synchronizing Dual D-type Flip-flop With Edge-triggered Set And Reset And Metastable Immune Characteristics;; Package: SOT27-1 (DIP14)
I74F50729N Synchronizing Dual D-type Flip-flop With Edge-triggered Set And Reset With Metastable Immune Characteristics
I74F652AD Transceivers/registers
I74F655AD Octal Buffer/driver With Parity, Non-inverting (3-State)
I74F655AN
I74F656AD Octal Buffer/driver With Parity, Non-inverting 3-state
I74F657D Octal Transceiver With 8-bit Parit Generator/checker

1N5266B : 1N5225B to 1N5267B; Voltage Regulator Diodes

74AHCT30 : 74AHC30; 74AHCT30; 8-input NAND Gate;; Package: SOT108-1 (SO14), SOT402-1 (TSSOP14)

BFQ236 : Amplifier BFQ236; BFQ236A; NPN Video Transistors

BT138F-500F : BT138F Series E; Triacs Sensitive Gate

BT162240DGG : 16-bit Inverting Buffer/driver With 30ohm Series Termination Resistors

BUK475-60A : Powermos Transistor ISOlated Version of Buk455-60a/b: 60v, 21a

PCA9557BS : PCA9556; Octal Smbus And I2C Registered Interface;; Package: SOT403-1 (TSSOP16)

PXAG39KBA : XA Family XA-G39; Xa 16-bit Microcontroller Family 32K FLASH/1K RAM, Watchdog, 2 UARTs;; Package: SOT187-2 (PLCC44)

TDA1545A : TDA1545A; Stereo Continuous Calibration DAC

TDA7056 : TDA7056; 3 W Mono BTL Audio Output Amplifier;; Package: SOT110-1 (SIL9MPF)

PDTD113EK : NPN 500 mA, 50 V resistor-equipped transistors; R1 = 1 kOhm, R2 = 1 kOhm 500 mA NPN Resistor-Equipped Transistors (RET) family. Features Built-in bias resistors Reduces component count Simplifies circuit design Reduces pick and place costs 500 mA output current capability +-10

74AUP1T57GF : Low-voltage Analog Switch The NX3L1G66 provides one single pole, single-throw analog switch function. It has two input/output terminals (Yand Z) and an active HIGH enable input pin (E). When E is LOW, the analog switch is turned off. Schmitt trigger action at the enable input (E) makes the circu

 
0-C     D-L     M-R     S-Z