Details, datasheet, quote on part number: M53640800CB0
PartM53640800CB0
CategoryMemory => DRAM => Async DRAM => Modules => SIMM
TitleSIMM
DescriptionDescription = M53640800CW0 8MB X 36 DRAM Simm Using 4MB X 4 And 16MB Quad Cas, 4KB/2KB Refresh, 5V ;; Density(MB) = 32 ;; Organization = 8Mx36 ;; Mode = Edo ;; Refresh = 4K/64ms ;; Speed(ns) = 50,60 ;; #of Pin = 72 ;; Component Composition = (4Mx4)x16 ;; Production Status = Eol ;; Comments = Solder
CompanySamsung Semiconductor, Inc.
DatasheetDownload M53640800CB0 datasheet
  

 

Features, Applications

& M53640810CW0/CB0 EDO Mode x 36 DRAM SIMM using 4Mx4 and 16M Quad CAS, 4K/2K Refresh, 5V

The Samsung a 8Mx36bits Dynamic RAM high density memory module. The Samsung M5364080(1)0C consists of sixteen CMOS 4Mx4bits DRAMs in 24-pin SOJ package and two CMOS 4Mx4 bit Quad CAS with EDO DRAM in 28-pin SOJ package mounted a 72-pin glass-epoxy substrate. or 0.22uF decoupling capacitor is mounted on the printed circuit board for each DRAM. The is a Single In-line Memory Module with edge connections and is intended for mounting into 72 pin edge connector sockets.

FEATURES

Part Identification M53640800CW0-C(4096 cycles/64ms Ref, SOJ, Solder) M53640800CB0-C(4096 cycles/64ms Ref, SOJ, Gold) M53640810CW0-C(2048 cycles/32ms Ref, SOJ, Solder) M53640810CB0-C(2048 cycles/32ms Ref, SOJ, Gold) Fast Page Mode with Extended Data Out CAS-before-RAS refresh capability RAS-only and Hidden refresh capability TTL compatible inputs and outputs Single +5V10% power supply

JEDEC standard PDPin & pinout PCB : Height(1000mil), double sided component

Pin Name PD1 -PD4 Vcc Vss NC Function Address Inputs(4K Ref) Address Inputs(2K Ref) Data In/Out Read/Write Enable Row Address Strobe Column Address Strobe Presence Detect Power(+5V) Ground No Connection

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.


Item Voltage on any pin relative to VSS Voltage on VCC supply relative to VSS Storage Temperature Power Dissipation Short Circuit Output Current Symbol VIN, VOUT VCC Tstg Pd IOS

* Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for intended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to VSS, to 70C)

Item Supply Voltage Ground Input High Voltage Input Low Voltage : VCC+2.0V/20ns, Pulse width is measured at VCC. : -2.0V/20ns, Pulse width is measured at VSS. Symbol VCC VSS VIH VIL Min

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Symbol ICC5 ICC6 II(L) IO(L) VOH VOL Speed -50 -60 Dont care Dont care -50 -60 Dont care Dont care M53640800CW0/CB0 Min

ICC1 : Operating Current * (RAS, CAS, Address cycling @tRC=min) ICC2 : Standby Current (RAS=CAS=W=VIH) ICC3 : RAS Only Refresh Current * (CAS=VIH, RAS cycling @tRC=min) ICC4 : EDO Mode Current * (RAS=VIL, CAS Address cycling : tHPC=min) ICC5 : Standby Current ICC6 : CAS-Before-RAS Refresh Current * (RAS and CAS cycling @ tRC=min) II(L) : Input Leakage Current (Any input 0VINVcc+0.5V, all other pins not under test=0 V) IO(L) : Output Leakage Current(Data Out is disabled, 0VVOUTVcc) VOH : Output High Voltage Level (IOH = -5mA) VOL : Output Low Voltage Level (IOL 4.2mA) * NOTE ICC3, ICC4 and ICC6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. ICC is specified as an average current. I CC1 and ICC3 , address can be changed maximum once while RAS=VIL. In ICC4, address can be changed maximum once within one EDO mode cycle, tHPC.


 

Related products with the same datasheet
M53640800CW0
M53640800CW0/CB0
Some Part number from the same manufacture Samsung Semiconductor, Inc.
M53640800CW0 Description = M53640800CW0 8MB X 36 DRAM Simm Using 4MB X 4 And 16MB Quad Cas, 4KB/2KB Refresh, 5V ;; Density(MB) = 32 ;; Organization = 8Mx36 ;; Mode = Edo ;; Refresh = 4K/64ms ;; Speed(ns) = 50,60 ;; #of Pin = 72 ;; Component
M53640800DB0 Edo Mode 8mx36dram Simm Using 4mx4 And 16m Quad Cas, 4k/2k Refresh, 5v
M53640800DW0
M53640805BT0 Description = M53640805BY0 8MB X 36 DRAM Simm Using 4MB X 16 & Quad Cas 4MBx4, 4KB Refresh, 5V ;; Density(MB) = 32 ;; Organization = 8Mx36 ;; Mode = Fast Page ;; Refresh = 4K/64ms ;; Speed(ns) = 50,60
M53640805CT0 Edo Mode 8mx36dram Simm Using 4mx16 & Quad Cas 4mx4, 4k Refresh, 5v
M53640805CY0
M53640810CB0 Edo Mode 8mx36dram Simm Using 4mx4 And 16m Quad Cas, 4k/2k Refresh, 5v
M53640810CW0
M53640810CW0/CB0 Edo Mode, 8mx36 DRAM Simm Using 4mx4 And 16m Quad Cas, 4k/2k Refresh, 5v
M53640810DB0 Edo Mode 8mx36dram Simm Using 4mx4 And 16m Quad Cas, 4k/2k Refresh, 5v
M53640810DW0
M53640812CB0 Description = M53640812CW0 8MB X 36 DRAM Simm Using 4MB X 4 Edo And 4MB X 4 Quad Cas, 2KB Refresh, 5V ;; Density(MB) = 32 ;; Organization = 8Mx36 ;; Mode = Edo ;; Refresh = 2K/32ms ;; Speed(ns) = 50,60
M64V1003C-12 Description = KM64V1003C 256Kx4 Bit (with OE) High Speed CMOS Static RAM(3.3V Operating) ;; Organization = 256Kx4 ;; Vcc(V) = 3.3 ;; Speed-tAA(ns) = 10,12,15 ;; Operating Temperature = C,i ;; Operating
M832G0115AP0 Description = M832G0115AP0 1M X 32 Sgram Aimm Based on 1M X 32, 2K Refresh, 3.3V Synchronous Graphic RAMs ;; Organization = 1Mx32 ;; Voltage(V) = 3.3 ;; Speed(ns) = 7.0,7.5 ;; Package = 100PQFP ;; #of Pin = 132 ;; Component
M965G0115MP0 Description = M965G0115MP0 1M X 64 Sgram Sodimm Based on 1M X 32, 2K Refresh, 3.3V Synchronous Graphic RAMs ;; Organization = 1Mx64 ;; Voltage(V) = 3.3 ;; Speed(ns) = 5.0,6.0,7.0,8.0 ;; Package = 100PQFP
M965G0115MPQ0 1mx64 Sgram Sodimm Based on 1mx32, 2k Refresh, 3.3v Synchronous Graphic RAMs
M965G0115MQ0 Description = M965G0115MQ0 1M X 64 Sgram Sodimm Based on 1M X 32, 2K Refresh, 3.3V Synchronous Graphic RAMs ;; Organization = 1Mx64 ;; Voltage(V) = 3.3 ;; Speed(ns) = 5.0,6.0,7.0,8.0 ;; Package = 100TQFP
M965G0125AP0 Description = M965G0125AP0 1M X 64 Sgram Sodimm Based on 512K X 32, 2K Refresh, 3.3V Synchronous Graphic RAMs ;; Organization = 1Mx64 ;; Voltage(V) = 3.3 ;; Speed(ns) = 5.0,6.0,7.0,8.0 ;; Package = 100PQFP
M965G0125APQ0 1mx64 Sgram Sodimm Based on 512kx32, 2k Refresh, 3.3v Synchronous Graphic RAMs
M965G0125AQ0 Description = M965G0125AQ0 1M X 64 Sgram Sodimm Based on 512K X 32, 2K Refresh, 3.3V Synchronous Graphic RAMs ;; Organization = 1Mx64 ;; Voltage(V) = 3.3 ;; Speed(ns) = 5.0,6.0,7.0,8.0 ;; Package = 100TQFP
M965G0225MP0 Description = M965G0225MP0 2M X 64 Sgram Sodimm Based on 1M X 32, 2K Refresh, 3.3V Synchronous Graphic RAMs ;; Organization = 2Mx64 ;; Voltage(V) = 3.3 ;; Speed(ns) = 5.0,6.0,7.0,8.0 ;; Package = 100PQFP
Same catergory

ACT-F4M32C-100F1C : Act-f4m32a High Speed 128 Megabit Sector Erase Flash Multichip Module.

AT27C520 : 512k 64k X 8 Multiplexed Addresses/ Outputs OTP EPROM. 8-Bit Multiplexed Addresses/Outputs Fast Read Access Time - 70 ns Low Power CMOS Operation 20 mA max. Active at 5 MHz 20-Lead TSSOP Package 20-Lead SOIC Package 28-Lead TSOP Package 10% Supply High Reliability CMOS Technology 2,000V ESD Protection 200 mA Latchup Immunity RapidTM Programming Algorithm - 50 s/byte (typical) CMOS and TTL Compatible.

AT49F8192 : 8-megabit 512k X 16 5-volt Only CMOS Flash Memory. 5V Read 5V Reprogramming Fast Read Access Time 90 ns Internal Erase/Program Control Sector Architecture One 8K Words (16K bytes) Boot Block with Programming Lockout Two 8K Words (16K bytes) Parameter Blocks One 488K Words (976K bytes) Main Memory Array Block Fast Sector Erase Time - 10 seconds Word-By-Word Programming - 50 s/Word Hardware.

GS74116 : . GS74116TP/J/U SOJ, TSOP, FP-BGA Commercial Temp Industrial Temp Fast access time: 12, 15ns CMOS low power operation: mA at min.cycle time. Single 0.3V power supply All inputs and outputs are TTL compatible Byte control Fully static operation Industrial Temperature Option: to 85C Package line 400mil, 44 pin SOJ package TP: 400mil, 44 pin TSOP Type.

HYB39S256160DC-7 : 256Mbit Synchronous DRAMs. Data Mask for Read / Write control (x4, x8) Data Mask for byte control (x16) Auto Refresh (CBR) and Self Refresh Power Down and Clock Suspend Mode 8192 refresh cycles ms (7,8 s) Random Column Address every CLK ( 1-N Rule) Single 3.3V 0.3V Power Supply LVTTL Interface versions Plastic Packages: P-TSOPII-54 400mil width x8, x16) Chipsize Packages: 54 ball.

IBM041816CHLBC : 16Mb DDR1. x 18 organization CMOS technology Double-data-rate and single-data-rate synchronous mode of operation Pipeline mode of operation Self-timed late write with full data coherency Single differential clock 1.8V high-speed transceiver logic (HSTL) I/O 1.8V power supply, 1.8V VDDQ Registered addresses, controls, and data-ins Burst mode of operation Common.

K4S281632B-N : 2m X 16bit X 4 Banks Synchronous DRAM in Stsop. JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs - CAS latency Burst length Full page) - Burst type (Sequential & Interleave) All inputs are sampled at the positive going edge of the system clock. Burst read single-bit write operation DQM for masking Auto & self refresh.

TMS28F200AXY : 2M. 262 144 BY 8-bit/131 072 BY 16-bit Auto-select Boot-block Flash Memories.

TMS418169A : Asynchronous->5V EDO. 1 048 576 BY 16-bit Edo DRAM. This data sheet is applicable to TMS418169A and TMS428169A symbolized by Revision "E", and subsequent revisions as described in the device symbolization section. Organization. by 16 Bits Single 5-V Power Supply for TMS418169A 10% Tolerance) Single 3.3-V Power Supply for 0.3 V Tolerance) 1 024-Cycle Refresh 16 ms Performance Ranges: ACCESS READ OR TIME.

V29C51002T/V29C51002B : 2M. 2 MB (262,144x8-bit) 5v CMOS Flash Memory: 2mx8. V29C51002T/V29C51002B 2 MEGABIT x 8 BIT) 5 VOLT CMOS FLASH MEMORY 256Kx8-bit Organization Address Access Time: 90 ns Single 10% Power Supply Sector Erase Mode Operation 16KB Boot Block (lockable) 512 bytes per Sector, 512 Sectors Sector-Erase Cycle Time: 10ms (Max) Byte-Write Cycle Time: 20s (Max) Minimum 10,000 Erase-Program Cycles Low power.

LHF00L25 : Flash Memory 16M (1Mb x 16) 16M (x16) Bottom Boot Block, 70ns. Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company. When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs.

A67L0636 : 2M X 16, 1M X 36 LVTTL, Pipelined ZeBLTM SRAM The AMIC Zero Bus Latency (ZeBLTM) SRAM family employs high-speed, low-power CMOS designs using an advanced CMOS process. The A67L1618, A67L0636 SRAMs integrate a 2M X 18, 1M X 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter. These SRAMs are optimized for 100 percent.

TL16C2550 : The TL16C2550 is a dual universal asynchronous receiver andtransmitter (UART). It incorporates the functionality of two TL16C550D UARTs, each UART having its own register set and FIFOs. The two UARTs share only the data bus interface and clock source, otherwise they operate independently. Another name for the uart function is Asynchronous Communications.

IS64LF25636A-7.5B3LA3 : 256K X 36 CACHE SRAM, 7.5 ns, PBGA165. s: Memory Category: SRAM Chip ; Density: 9437 kbits ; Number of Words: 256 k ; Bits per Word: 36 bits ; Package Type: 13 X 15 MM, LEAD FREE, PLASTIC, TFBGA-165 ; Pins: 165 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 7.5 ns ; Operating Temperature: -40 to 125 C (-40 to 257 F).

TC58FYM5B2AFT70 : 2M X 16 FLASH 3V PROM, 80 ns, PDSO48. s: Memory Category: Flash, PROM ; Density: 33554 kbits ; Number of Words: 2000 k ; Bits per Word: 16 bits ; Package Type: TSOP, 12 X 20 MM, 0.50 MM PITCH, PLASTIC, TSOP1-48 ; Pins: 48 ; Logic Family: CMOS ; Supply Voltage: 1.8V ; Access Time: 80 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).

 
0-C     D-L     M-R     S-Z