|Category||Semiconductors => Logic => Flip-Flop/Latch/Register => FIFO Register|
|Part family||SN74ALS233B 16 x 5 asynchronous FIFO memory|
|Description||16 x 5 asynchronous FIFO memory 20-PLCC 0 to 70|
|Company||Texas Instruments, Inc.|
|Datasheet||Download SN74ALS233BFN datasheet
|Pin nb||Package type||Ind std||JEDEC code||Package qty||Carrier||Device mark||Width (mm)||Length (mm)||Thick (mm)||Pitch (mm)|
|• Advanced Schottky (ALS and AS) Logic Families
This document introduces the advanced Schottky family of clamped TTL integrated circuits (ICs). Detailed electrical characteristics of the 'AS and 'ALS devices with table formats are provided. Guidelines for designing high-performance digital systems using | Doc
Independent Asychronous Inputs and Outputs 16 Words by 5 Bits Data Rates From to 40 MHz Fall-Through Time 14 ns Typ 3-State Outputs Package Options Include Plastic Small-Outline Package (DW), Plastic Chip Carriers (FN), and Standard Plastic 300-mil DIPs (N)description
This 80-bit memory uses advanced low-power Schottky technology and features high speed and a fast fall-through time. It is organized as 16 words by 5 bits. A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. This FIFO is designed to process data at rates to 40 MHz in a bit-parallel format, word by word. Data is written into memory on a low-to-high transition at the load clock (LDCK) input and is read out on a low-to-high transition at the unload clock (UNCK) input. The memory is full when the number of words clocked in exceeds by 16 the number of words clocked out. When the memory is full, LDCK signals have no effect. When the memory is empty, UNCK signals have no effect.
Status of the FIFO memory is monitored by the FULL, EMPTY, FULL1, and EMPTY+1 output flags. The FULL output is low when the memory is full and high when it is not full. The FULL1 output is low when the memory contains 15 data words. The EMPTY output is low when the memory is empty and high when it is not empty. The EMPTY+1 output is low when one word remains in memory. A low level on the reset (RST) input resets the internal stack control pointers and also sets EMPTY low and sets FULL, FULL1, and EMPTY+1 high. The Q outputs are not reset to any specific logic level. The first low-to-high transition on LDCK, after either a RST pulse or from an empty condition, causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output-enable (OE) input is low. OE does not affect the output flags. Cascading is easily accomplished in the word-width direction but is not possible in the word-depth direction. The SN74ALS233B is characterized for operation from to 70°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0.
|Related products with the same datasheet|
|Some Part number from the same manufacture Texas Instruments, Inc.|
|SN74ALS233BN ti SN74ALS233B, 16 X 5 Asynchronous Fifo Memory|
|SN74ALS234 64 X 4 Asynchronous First-in, First-out Memory|
|SN74ALS234N ti SN74ALS234, 64 X 4 Asynchronous Fifo Memory|
|SN74ALS235 64 X 5 Asynchronous First-in, First-out Memory|
|SN74ALS235DW ti SN74ALS235, 64 X 5 Asynchronous Fifo Memory|
|SN74ALS236DW 64 4 Asynchronous First-in, First-out Memory|
|SN74ALS236N ti SN74ALS236, 64 X 4 Asynchronous Fifo Memory|
|SN74ALS240A Octal Buffer/driver With 3-state Outputs|
|SN74ALS240A-1DBR ti SN74ALS240A-1, Octal Buffer/bus Drivers|
|SN74ALS240ADW ti SN74ALS240A, Octal Buffers/drivers With 3-State Outputs|
|SN74ALS241A-1DW ti SN74ALS241A, Octal Buffers/drivers With 3-State Outputs|
|SN74ALS241BDW ti SN74ALS241B, Octal Buffers/drivers With 3-State Outputs|
|SN74ALS241C Octal Buffers/drivers With 3-state Outputs|
|SN74ALS241C-1DW ti SN74ALS241C, Octal Buffers/drivers With 3-State Outputs|
|SN74ALS243A Quad Bus Transceivers With 3-state Outputs|
|SN74ALS243A-1N ti SN74ALS243A, Quadruple Bus Transceivers With 3-State Outputs|
|SN74ALS244A-1N ti SN74ALS244A, Octal Buffers/line Drivers With 3-State Outputs|