Details, datasheet, quote on part number: SN74ALS236
CategorySemiconductors => Logic => Flip-Flop/Latch/Register => FIFO Register
Part familySN74ALS236 64 x 4 asynchronous FIFO memory
Description64 x 4 asynchronous FIFO memory 16-PDIP 0 to 70
CompanyTexas Instruments, Inc.
DatasheetDownload SN74ALS236 datasheet
Find where to buy
Schmitt TriggerNo
Package GroupPDIP
Approx. Price (US$)7.35 | 1ku
  Mecanical Data
Pin nbPackage typeInd stdJEDEC codePackage qtyCarrierDevice markWidth (mm)Length (mm)Thick (mm)Pitch (mm)
16NPDIPR-PDIP-T25TUBESN74ALS236N 6.3519.33.92.54
Application notes
• Advanced Schottky (ALS and AS) Logic Families
This document introduces the advanced Schottky family of clamped TTL integrated circuits (ICs). Detailed electrical characteristics of the 'AS and 'ALS devices with table formats are provided. Guidelines for designing high-performance digital systems using | Doc
• Power-Dissipation Calculations for TI FIFO Products (Rev. A)
Low power consumption is a major advantage of TI FIFO products. Power calculations are required to meet design requirements for chip temperature and system power. This document assists component and system designers in evaluating power consumption for the | Doc


Features, Applications

Asynchronous Operation Organized as 64 Words by 4 Bits Data Rates to 30 MHz 3-State Outputs Package Options Include Plastic Small-Outline Package (DW), Plastic J-Leaded Chip Carriers (FN), and Standard Plastic 300-mil DIPs (N)


The a 256-bit memory utilizing advanced low-power Schottky IMPACTTM technology. It features high speed with fast fall-through times and is organized as 64 words by 4 bits. A first-in, first-out (FIFO) memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ALS236 is designed to process data at rates to 30 MHz in a bit-parallel format, word by word.

Data is written into memory on the rising edge of the shift-in (SI) input. When SI goes low, the first data word ripples through to the output (see Figure 1). As the FIFO fills up, the data words ­ No internal connection stack up in the order they were written. When the FIFO is full, additional shift-in pulses have no effect. Data is shifted out of memory on the falling edge of the shift-out (SO) input (see Figure 2). When the FIFO is empty, additional SO pulses have no effect. The last data word remains at the outputs until a new word falls through or reset (RST) goes low. Status of the SN74ALS236 FIFO memory is monitored by the output-ready (OR) and input-ready (IR) flags. When OR is high, valid data is available at the outputs. OR is low when SO is high and stays low when the FIFO is empty. IR is high when the inputs are ready to receive more data. IR is low when SI is high and stays low when the FIFO is full. When the FIFO is empty, input data is shifted to the output automatically when SI goes low. SO is held high during this time, the OR flag pulses high, indicating valid data at the outputs (see Figure 3). When the FIFO is full, data is shifted in automatically by holding SI high and taking SO low. One propagation delay after SO goes low, IR goes high. SI is still high when IR goes high, data at the inputs is automatically shifted in. Since IR is normally low when the FIFO is full and SI is high, only a high-level pulse is seen on the IR output (see Figure 4).

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. IMPACT is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

The FIFO must be reset after power up with a low-level pulse on the master reset (RST) input. This sets IR high and OR low, signifying that the FIFO is empty. Resetting the FIFO sets the outputs to a low logic level (see Figure SI is high when RST goes high, the input data is shifted in and IR goes low and remains low until SI goes low. If SI goes low before RST goes high, the input data is not shifted in and IR goes high. Data outputs are noninverting with respect to the data inputs. The SN74ALS236 is characterized for operation from to 70°C.

This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW and N packages.


Some Part number from the same manufacture Texas Instruments, Inc.
SN74ALS236DW 64 4 Asynchronous First-in, First-out Memory
SN74ALS236N ti SN74ALS236, 64 X 4 Asynchronous Fifo Memory
SN74ALS240A Octal Buffer/driver With 3-state Outputs
SN74ALS240A-1DBR ti SN74ALS240A-1, Octal Buffer/bus Drivers
SN74ALS240ADW ti SN74ALS240A, Octal Buffers/drivers With 3-State Outputs
SN74ALS241A-1DW ti SN74ALS241A, Octal Buffers/drivers With 3-State Outputs
SN74ALS241BDW ti SN74ALS241B, Octal Buffers/drivers With 3-State Outputs
SN74ALS241C Octal Buffers/drivers With 3-state Outputs
SN74ALS241C-1DW ti SN74ALS241C, Octal Buffers/drivers With 3-State Outputs
SN74ALS243A Quad Bus Transceivers With 3-state Outputs
SN74ALS243A-1N ti SN74ALS243A, Quadruple Bus Transceivers With 3-State Outputs
SN74ALS244A-1N ti SN74ALS244A, Octal Buffers/line Drivers With 3-State Outputs
SN74ALS244BDBLE ti SN74ALS244B, Octal Buffers/line Drivers With 3-State Outputs
Same catergory

74ABT16823A : 74ABT16823A; 74ABTH16823A; 18-bit Bus Interface D-type Flip-flop With Reset And Enable (3-State);; Package: SOT364-1 (TSSOP56), SOT371-1 (SSOP56).

74HC30 : 74HC/HCT30; 8-input NAND Gate;; Package: SOT108-1 (SO14), SOT27-1 (DIP14), SOT337-1 (SSOP14), SOT402-1 (TSSOP14).

CD74HC04 : CMOS/BiCMOS->HC/HCT Family. High Speed CMOS Logic Hex Inverter. Data sheet acquired from Harris Semiconductor SCHS117A The Harris CD54HCT04, CD74HC04 and CD74HCT04 logic gates utilize silicon gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The 74HCT logic family is functionally.

DM54LS74A : Bipolar->TTL Family. Dual Positive-edge-triggered D Flip-flop With Preset, Clear And Complementary Outputs.

HD74LS393FP : Dual 4-bit Binary Counters.

IDTQS32X861 : Quickswitch(r) Products High-speed CMOS 20-bit Bus Switch With Flow-thru Pinout.

IS82C87H : CMOS Octal Inverting Bus Transceiver. The Intersil is a high performance CMOS Octal Transceiver manufactured using a self-aligned silicon gate CMOS process (Scaled SAJI IV). The 82C87H provides a full eight-bit bi-directional bus interface a 20 pin package. The Transmit (T) control determines the data direction. The active low output enable (OE) permits simple interface to the 80C86, 80C88.

MC14007UBDT : Dual Comparator PaIR Plus Inverter, Package: Tssop, Pins=14. The MC14007UB multi­purpose device consists of three N­channel and three P­channel enhancement mode devices packaged to provide access to each device. These versatile parts are useful in inverter circuits, pulse­shapers, linear amplifiers, high input impedance amplifiers, threshold detectors, transmission gating, and functional gating. PDIP­14 P SUFFIX.

MC14076B : CMOS/BiCMOS->4000 Family. 4-bit D-type Register With Three-state Outputs.

MC54F827J : 10-bit Buffers/line Drivers ( With 3-state Outputs ). The MC54/74F827 and MC54/74F828 10-bit bus buffers provide high performance bus interface buffering for wide data/address paths or buses carrying parity. The 10-bit buffers have NOR output enables for maximum control flexibility. The F827 and F828 are functionally and pin compatible to AMD's 29827 and 29828. The is an inverting version of the F827.

NC7ST04 : CMOS/BiCMOS->4000 Family. Tinylogic HST Inverter. The is a single high performance CMOS Inverter, with TTL-compatible inputs. Advanced Silicon Gate CMOS fabrication assures high speed and low power circuit operation. ESD protection diodes inherently guard both input and output with respect to the VCC and GND rails. High gain circuitry offers high noise immunity and reduced sensitivity to input edge.

SN54LS122FK : Retriggerable Monostable Multivibrators.

SN54LS73AW : Dual J-k Flip-flops With Clear. PRODUCTION DATA information is current as of publication date. Products conform to s per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. .

SN74CBTLV3245A : Bus Oriented Circuits. Low-voltage Octal Fet Bus Switch. Standard '245-Type Pinout 5- Switch Connection Between Two Ports Isolation Under Power-Off Conditions Latch-Up Performance Exceeds 250 mA Per JESD 17 ESD Protection Exceeds JESD ­ 2000-V Human-Body Model ­ 200-V Machine Model (A115-A) The SN74CBTLV3245A provides eight bits of high-speed bus switching in a standard '245 device pinout. The low on-state.

SN74LVC240A : CMOS/BiCMOS->LVC/ALVC/VCX Family->Low Voltage. Octal Buffer/driver With 3-state Outputs.

TC74HC540AFW : TC74HC Series. Function = Octal Bus Buffer (3-state/inverted) ;; Pins = 20.

TC74HC574AFW : TC74HC Series. Function = Octal D Type Flip-flop (3-state) ;; Pins = 20.

CBTL04DP211BS : CBT/FST/QS/5C/B SERIES, 2 LINE TO 1 LINE MULTIPLEXER, CONFIGURABLE OUTPUT, PQCC32. s: Supply Voltage: 3.3V ; Package Type: 3 X 6 MM, 0.40 MM PITCH, 0.85 MM HEIGHT, PLASTIC, SOT1185-1, HVQFN-32 ; Number of Pins: 32 ; Inputs: 2 ; Operating Temperature: -40 to 85 C (-40 to 185 F).

933756950112 : HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 3-BIT UP BINARY COUNTER, PDSO14. s: Counter Type: BINARY COUNTER ; Counter Category: Asynchronous ; Counter Direction: UP ; Supply Voltage: 4.5 ; Package Type: PLASTIC, SO-14 ; Logic Family: CMOS, HC/UH ; Number of Pins: 14 ; Number of Stages (Bits): 3 bits ; Clock Frequency: 24 MHz ; Operating Temperature:.

0-C     D-L     M-R     S-Z