Details, datasheet, quote on part number: SN74ALS259N
PartSN74ALS259N
CategorySemiconductors => Logic => Flip-Flop/Latch/Register => Other Latch
Part familySN74ALS259 Octal Addressable Latches
DescriptionOctal Addressable Latches 16-PDIP 0 to 70
CompanyTexas Instruments, Inc.
StatusACTIVE
ROHSY
SampleNo
DatasheetDownload SN74ALS259N datasheet
Cross ref.Similar parts: DV74ALS259N
Quote
Find where to buy
 
Specifications 
Operating Temperature Range(C)0 to 70
3-State OutputNo
Technology FamilyALS
Bits(#)8
tpd @ Nom Voltage(Max)(ns)19
RatingCatalog
Approx. Price (US$)1.29 | 1ku
Schmitt TriggerNo
ICC @ Nom Voltage(Max)(mA)22
Voltage(Nom)(V)5
Output Drive (IOL/IOH)(Max)(mA)8/-0.4
VCC(Max)(V)5.5
F @ Nom Voltage(Max)(Mhz)75
Package GroupPDIP,SOIC
VCC(Min)(V)4.5
  Mecanical Data
Pin nbPackage typeInd stdJEDEC codePackage qtyCarrierDevice markWidth (mm)Length (mm)Thick (mm)Pitch (mm)
16NPDIPR-PDIP-T25TUBESN74ALS259N 6.3519.33.92.54
Application notes
• Advanced Schottky (ALS and AS) Logic Families
This document introduces the advanced Schottky family of clamped TTL integrated circuits (ICs). Detailed electrical characteristics of the 'AS and 'ALS devices with table formats are provided. Guidelines for designing high-performance digital systems using | Doc

 

Features, Applications

8-Bit Parallel-Out Storage Register Performs Serial-to-Parallel Conversion With Storage Asynchronous Parallel Clear Active-High Decoder Enable/Disable Input Simplifies Expansion Expandable for n-Bit Applications Four Distinct Functional Modes Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

These 8-bit addressable latches are designed for general-purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and active-high decoders or demultiplexers. They are multifunctional devices capable of storing single-line data in eight addressable latches and being a 1-of-8 decoder or demultiplexer with active-high outputs.

Four distinct modes of operation are selectable by controlling the clear (CLR) and enable (G) inputs as shown in the function table. In the No internal connection addressable-latch mode, data at the data-in terminal is written into the addressed latch. The addressed latch follows the data input with all unaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latches, G should be held high (inactive) while the address lines are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output follows the level of the D input with all other outputs low. In the clear mode, all outputs are low and unaffected by the address and data inputs. The SN54ALS259 is characterized for operation over the full military temperature range to 125C. The SN74ALS259 is characterized for operation from to 70C. Function Tables

FUNCTION INPUTS CLR OUTPUT OF ADDRESSED LATCH D QiO D L EACH OTHER OUTPUT QiO L FUNCTION Addressable latch Memory 8-line demultiplexer Clear

D = the level at the data input. QiO = the level 7 as appropriate) before the indicated steady-state input conditions were established.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

LATCH SELECTION SELECT INPUTS S1 S0 LATCH ADDRESSED

G D CLR 10, 7R This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.



 

Related products with the same datasheet
SN74ALS259DR
SN74ALS259DG4
SN74ALS259DRG4
SN74ALS259DE4
SN74ALS259DRE4
SN74ALS259NE4
Some Part number from the same manufacture Texas Instruments, Inc.
SN74ALS273 Octal D Flip-flop With Master Reset
SN74ALS273DW ti SN74ALS273, Octal D-type Positive-edge-triggered Flip-flops With Clear
SN74ALS27A Triple 3-input NOR GATE
SN74ALS27AD ti SN74ALS27A, Triple 3-Input Positive NOR GATEs
SN74ALS27D ti SN74ALS27, Triple 3-Input Positive NOR GATEs
SN74ALS27DR
SN74ALS27N
SN74ALS27N3
SN74ALS280 9-bit Odd/even Parity Generator/checker
SN74ALS280D ti SN74ALS280, 9-Bit Odd/even Parity Generators/checkers
SN74ALS28A Quadruple 2-input Positive-nor Buffers
SN74ALS29818 8-bit Diagnostics/high-speed 8-bit Parallel Pipeline Register
SN74ALS29818DW ti SN74ALS29818, 8-Bit Diagnostics/pipeline Registers
SN74ALS29821 10-bit Bus-interface Flip-flop With 3-state Outputs
SN74ALS29821DW ti SN74ALS29821, 10-bit Bus Interface Flip-flops With 3-State Outputs
SN74ALS29823 9-bit Bus-interface Flip-flop With 3-state Outputs
SN74ALS29823DW ti SN74ALS29823, 9-Bit Bus Interface Flip-flops With 3-State Outputs
SN74ALS29825 8-bit Bus Interface Flip-flop With 3-state Output
SN74ALS29825DW ti SN74ALS29825, 8-Bit Bus Interface Flip-flops With 3-State Outputs
SN74ALS29826 8-bit Bus Interface Flip-flop With 3-state Output
SN74ALS29827 10-bit Buffer And Bus Driver With 3-state Outputs
 
0-C     D-L     M-R     S-Z