|Category||Semiconductors => Logic => Buffer/Driver/Transceiver => Inverting Buffer/Driver|
|Part family||SN74ALS29828 10-Bit Buffers/Drivers With 3-State Outputs|
|Title||Inverting Buffers and Drivers|
|Description||10-Bit Buffers/Drivers With 3-State Outputs 24-SOIC 0 to 70|
|Company||Texas Instruments, Inc.|
|Datasheet||Download SN74ALS29828DW datasheet
|Pin nb||Package type||Ind std||JEDEC code||Package qty||Carrier||Device mark||Width (mm)||Length (mm)||Thick (mm)||Pitch (mm)|
|• Advanced Schottky (ALS and AS) Logic Families
This document introduces the advanced Schottky family of clamped TTL integrated circuits (ICs). Detailed electrical characteristics of the 'AS and 'ALS devices with table formats are provided. Guidelines for designing high-performance digital systems using | Doc
Functionally Equivalent to AMD's AM29827 and AM29828 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers pnp Inputs Reduce dc Loading Data Flow-Through Pinout (All Inputs on Opposite Side From Outputs) Power-Up High-Impedance State Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (NT) 300-mil DIPsdescription
These 10-bit buffers and bus drivers provide high-performance bus interface for wide data paths or buses carrying parity.
The 3-state control gate a 2-input NOR such that if either output-enable or OE2) input is high, all ten outputs are in the high-impedance state. The SN74ALS29827 provides true data and the SN74ALS29828 provides inverted data at their respective outputs. The SN74ALS29827 and SN74ALS29828 are characterized for operation from to 70°C.These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC. 7 V Input voltage, VI. 5.5 V Voltage applied to a disabled 3-state output. 5.5 V Operating free-air temperature range, TA. to 70°C Storage temperature range. to 150°C
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
SN74ALS29827 SN74ALS29828 MIN VCC VIH VIL IOH IOL TA Supply voltage High-level input voltage Low-level input voltage High-level output current Low-level output current Operating free-air temperature NOM 5 MAX mA °C UNIT
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER VIK VOH VOL IOZH IOZL II IIH IIL IOS ICC TEST CONDITIONS VCC 4.75 V, VCC V VCC 4.75 V, VCC 5.25 V, VCC 5.25 V, VCC 5.25 V, VCC 5.25 V, VCC 5.25 V, VCC 5.25 V, VCC 18 mA IOH 15 mA IOH 24 mA IOL SN74ALS29827 SN74ALS29828 MIN TYP MAX µA mA UNIT
All typical values are at VCC = 25°C. Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
PARAMETER tPLH tPHL tPLH tPHL tPZH tPZL tPZH tPZL tPHZ tPLZ tPHZ tPLZ FROM (INPUT) TO (OUTPUT) TEST CONDITIONS VCC SN74ALS29827 SN74ALS29828 MIN 5 pF MAX OE MIN MAX ns UNIT
|Related products with the same datasheet|
|Some Part number from the same manufacture Texas Instruments, Inc.|
|SN74ALS29828DWR ti SN74ALS29828, 10-Bit Buffers/drivers With 3-State Outputs|
|SN74ALS29833 8-bit to 9-bit Parity Bus Transceiver|
|SN74ALS29833DW ti SN74ALS29833, 8-Bit to 9-Bit Parity Transceivers|
|SN74ALS29841 10-bit Bus-interface D-type Latch With 3-state Outputs|
|SN74ALS29841DW ti SN74ALS29841, 10-Bit Bus Interface D-type Latches With 3-State Outputs|
|SN74ALS29843 9-bit Bus Interface D-type Latches With 3-state Outputs|
|SN74ALS29845 8-bit Bus Interface D-type Latches With 3-state Outputs|
|SN74ALS29854 8-bit to 9-bit Parity Bus Transceiver|
|SN74ALS29854DW ti SN74ALS29854, 8-Bit to 9-Bit Parity Bus Transceivers|
|SN74ALS29861 10-bit Bus Transceiver With 3-state Output|
|SN74ALS29861DW ti SN74ALS29861, 10-Bit Bus Transceivers|
|SN74ALS29862 10-bit Bus Transceiver With 3-state Output|
|SN74ALS29863 9-bit Transceiver With 3-state Outputs|
|SN74ALS29863DW ti SN74ALS29863, 9-Bit Bus Transceivers With 3-State Outputs|
|SN74ALS299 8-bit Universal Shift/storage Register With 3-state Outputs|
|SN74ALS299DW ti SN74ALS299, 8-Bit Universal Shift/storage Registers With 3-State Outputs|
|SN74ALS30A 8-input Positive-nand Gate|
|SN74ALS30AD ti SN74ALS30A, 8-input Positive-nand Gates|
|SN74ALS32 Quad 2-input OR GATE|
|SN74ALS323 8-bit Universal Shift/storage Register With 3-state Outputs|
|SN74ALS323DW ti SN74ALS323, 8-Bit Universal Shift/storage Registers With Synchronous Clear And 3-State Outputs|
74V1G86 : VHC/VHCT Low Noise HCMOS. Single Exclusive OR GATE. HIGH SPEED: tPD = 4.8ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC at TA=25°C HIGH NOISE IMMUNITY: VNIH = V NIL = 28% VCC (MIN.) POWER DOWN PROTECTION ON INPUTS SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 8mA (MIN) at VCC = 4.5V BALANCED PROPAGATION DELAYS: tPLH tPHL OPERATING VOLTAGE RANGE: VCC(OPR) to 5.5V IMPROVED LATCH-UP IMMUNITY The is an advanced.
8404401CA : ti CD54HC4002, High Speed CMOS Logic Dual 4-Input NOR GATEs. Data sheet acquired from Harris Semiconductor SCHS197E The 'HC4002 logic gate utilizes silicon gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The 'HC4002 logic family is functional as well as pin compatible.
CD40193BE : ti CD40193B, CMOS Presettable Binary Up/down Counter (Dual Clock With Reset).
CD4019BC : CMOS/BiCMOS->4000 Family. Quad And-or Select Gate. The is a complementary MOS quad AND-OR select gate. Low power and high noise margin over a wide voltage range is possible through implementation of N- and P-channel enhancement mode transistors. These complementary MOS (CMOS) transistors provide the building blocks for the 4 "AND-OR select" gate configurations, each consisting of two 2-input AND gates.
CD74HCT4538E : Monostable Multivibrators. ti CD74HCT4538, High Speed CMOS Logic Dual Retriggerable Precision Monostable Multivibrators.
DM74LS193 : Bipolar->LS Family. Synchronous 4-Bit Up/down Binary Counter With Dual Clock.
IDTQS32XR862 : Quickswitch(r) Products High-speed CMOS 20-bit Low Resistance, Active High Bus Switch With Flow-through Pinout.
IDTQS32XVH245 : Quickswitch(r) Products 3.3v 16-bit Bus Switch For Hot Swap Applications (hotswitch(tm)).
LM6125H : High Speed Buffer. The LM6125 family of high speed unity gain buffers slew at 800 V/µs and have a small signal bandwidth of 50 MHz while driving a 50 load. These buffers drive 300 mA peak and do not oscillate while driving large capacitive loads. The LM6125 contains unique not found in power buffers; these include current limit, thermal shutdown, electronic shutdown,.
NC7SZ00M5 : Tinylogic Uhs 2-input NAND Gate. The is a single 2-Input NAND Gate from Fairchild's Ultra High Speed Series of TinyLogic. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a broad VCC operating range. The device is specified to operate over the to 5.5V VCC operating range. The inputs.
PI74ALVCHR162524 : Bus Oriented Circuits. 18-Bit Registered Bus Exchanger W/dual Resistor.
SN74111 : CMOS/BiCMOS->4000 Family. Dual J-k Master-slave Flip-flops With Data Lockout.
SN74LVC1G19DBVR : Single Gates. ti SN74LVC1G19, 1-of-2 Decoder/demultiplexer. NanoStar and NanoFree Packages Supports 5-V VCC Operation Inputs Accept Voltages 5.5 V Max tpd 3.3 V Low Power Consumption, 10-µA Max ICC ±24-mA Output Drive 3.3 V Typical VOLP (Output Ground Bounce) V at VCC = 25°C Typical VOHV (Output VOH Undershoot) V at VCC = 25°C Ioff Supports Partial-Power-Down Mode Operation Latch-Up Performance Exceeds 100 mA Per JESD.
XC74WL125AS : . NCMOS Logic Dual Bus Buffer NOperating Voltage Range ~ 5.5V NHigh Speed Operations NMSOP-8B Package : tpd =3.8ns TYP NLow Power Consumption : 2µA (max) XC74WL125ASR is Dual Bus Buffer manufactured using silicon gate CMOS processes. The small quiescent current, which is one of the of the CMOS logic, gives way to high speed operations which enables LS-TTL.
74AUP2G06 : Low Power Dual Inverter With Open-drain Output The 74AUP2G06 provides two inverting buffers with open-drain output. The output of the device is an open drain and can be connected to other open-drain outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions. Schmitt-trigger action at all inputs makes the circuit tolerant to slower input.
72V90823ABCG : TELECOM, DIGITAL TIME SWITCH. 3.3 VOLT TIME SLOT INTERCHANGE DIGITAL SWITCH x 2,048 x 2,048 channel non-blocking switching at 8.192 Mb/s Per-channel variable or constant throughput delay Automatic identification of ST-BUS®/GCI interfaces Accept streams of 2.048 Mb/s, 4.096 Mb/s or 8.192 Mb/s Automatic frame offset delay measurement Per-stream frame delay offset programming Per-channel.
74HC75NB : HC/UH SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, PDIP16. s: Latch Type: D ; Output Characteristics: Complementary Output ; Supply Voltage: 5V ; Propagation Delay: 38 ns ; Operating Temperature: -40 to 125 C (-40 to 257 F) ; Logic Family: CMOS ; Number of Pins: 16.
85354AK : 85354 SERIES, DUAL 2 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, QCC16. s: Output Characteristics: Complementary Output, O-EMT ; Supply Voltage: 2.5V ; Package Type: 3 X 3 MM, 0.95 MM HEIGHT, MO-220VEED-2, VFQFN-16 ; Number of Pins: 16 ; Inputs: 2 ; Propagation Delay: 0.4450 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).