Details, datasheet, quote on part number: TMS28F400ASB
PartTMS28F400ASB
CategorySemiconductors => Memory => Flash
Part familyTMS28F400ASB 262 144 By 16-Bit, 524 288 By 8-Bit Auto-Select Boot-Block Flash Memory
Descriptionti TMS28F400ASB, 262 144 BY 16-Bit, 524 288 BY 8-Bit Auto-select Boot-block Flash Memory
CompanyTexas Instruments, Inc.
StatusOBSOLETE
ROHSNot Compliant
SampleNo
DatasheetDownload TMS28F400ASB datasheet
  
  Mecanical Data
Pin nbPackage typeInd stdJEDEC codePackage qtyCarrierDevice markWidth (mm)Length (mm)Thick (mm)Pitch (mm)
0

 

Features, Applications

By 8 Bits By 16 Bits Array-Blocking Architecture One 16K-Byte Protected Boot Block Two 8K-Byte Parameter Blocks One 96K-Byte Main Block Three 128K-Byte Main Blocks Top or Bottom Boot Locations '28F400Axy Offers a User-Defined 8-Bit (Byte) or 16-Bit (Word) Organization '28F004Axy Offers Only the 8-Bit Organization Maximum Access / Minimum Cycle Time Commercial and Extended 5-V VCC 10% 3.3-V VCC ns Automotive (offered for only 5-V VCC voltage configurations) 5-V VCC or Z Depending on VCC / VPP Configuration) or B for Top or Bottom Boot-Block Configuration) 100 000 and 10 000 Program / Erase Cycle Versions Three Temperature Ranges Commercial. 70C Extended. 85C Automotive. to 125C Industry Standard Packages Offered 40-Pin TSOP (DCD Suffix) 44-Pin PSOP (DBJ Suffix) 48-Pin TSOP (DCD Suffix) Low Power Dissipation ( VCC ) Active Write. mW ( Byte Write) Active Read. mW ( Byte Read) Active Write. mW ( Word Write) Active Read. mW ( Word Read) Block Erase. mW Standby. 0.72 mW (CMOS-Input Levels)

PIN NOMENCLATURE A17 BYTE NC RP VCC VPP VSS W DU/WP Address Inputs Byte Enable Data In / Out Data In / Out (word-wide mode), Low-Order Address (byte-wide mode) Chip Enable Output Enable No Internal Connection Reset / Deep Power-Down Power Supply Power Supply for Program / Erase Ground Write Enable Do Not Use for 'AMy or 'AZy /Write Protect

Fully Automated On-Chip Erase and Word / Byte Program Operations Write Protection for Boot Block Industry Standard Command-State Machine (CSM) Erase Suspend/Resume Algorithm-Selection Identifier Three Different Combinations of Supply Voltages Offered All Inputs / Outputs TTL Compatible

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Table of Contents description. 3 read operations. device symbol nomenclature. 5 programming operations. functional block diagram. 6 erase operations. architecture. 6 automatic power-saving mode. block memory maps. 6 reset / deep power-down mode. boot-block data protection. 8 power-supply detection. parameter block. 8 absolute maximum ratings. main block. 8 capacitance. data protection. 8 TMS28F004ASy and TMS28F400ASy. command-state machine (CSM). 8 TMS28F004AEy and TMS28F400AEy. operation. 9 TMS28F004AMy and TMS28F400AMy. command definitions. 9 TMS28F004AFy and TMS28F400AFy. status register. 10 TMS28F004AZy and TMS28F400AZy. byte-wide or word-wide mode selection. 11 Parameter Measurement Information. command-state machine (CSM) operations. 13 mechanical data DBJ (R-PDSO-G44). clear status register. 13 mechanical data DCD (R-PDSO-G**).

description

The by 8 bits by 16 bits 194 304-bit), boot-block flash memory that can be electrically block-erased and reprogrammed. The TMS28F400Axy is organized in a blocked architecture consisting of:

One 16K-byte protected boot block Two 8K-byte parameter blocks One 96K-byte main block Three 128K-byte main blocks

Table 1 lists the five different voltage configurations available for ordering. Operation 256K-word (16-bit) organization is user-definable. Table 1. VCC/VPP Voltage Configurations, Temperature, and Speeds Matrix

DEVICE CONFIGURATION DEVICE TMS28F400AEy TMS28F400AMy READ (VCC) 5 V10% PROGRAM/ERASE (VPP) 12 V10% TEMPERATURE (TA) to 125C Only the 44-pin PSOP is offered in the to 125C temperature range. NOTE 1: All configurations are available in the TMS28F004Axy (8 bit configuration only) and top or bottom boot. ACCESS SPEEDS 5-V(3.3-V) VCC 90 ns


 

Related products with the same datasheet
TMS28F400ASB80BDCDE
TMS28F400ASB80BDCDL
Some Part number from the same manufacture Texas Instruments, Inc.
TMS28F400ASB80BDCDE ti TMS28F400ASB, 262 144 BY 16-Bit, 524 288 BY 8-Bit Auto-select Boot-block Flash Memory
TMS28F400AST ti TMS28F400AST, 262 144 BY 16-Bit, 524 288 BY 8-Bit Auto-select Boot-block Flash Memory
TMS28F400AXY 524 288 BY 8-bit/262 144 BY 16-bit Auto-select Boot-block Flash Memories
TMS28F400AZB ti TMS28F400AZB, 262 144 BY 16-Bit, 524 288 BY 8-Bit Auto-select Boot-block Flash Memory
TMS28F400AZT ti TMS28F400AZT, 262 144 BY 16-Bit, 524 288 BY 8-Bit Auto-select Boot-block Flash Memory
TMS28F400BZ 524 288 BY 8-bit/262 144 BY 16-bit Boot-block Flash Memory
TMS28F400BZB90BDBJL ti TMS28F400BZB, 262 144 BY 16-Bit, 524 288 BY 8-Bit Boot-block Flash Memory
TMS28F512A 65 536 BY 8-bit Flash Memory
TMS28F512A-10C4FML ti TMS28F512A, 65 536 BY 8-Bit Flash Memory
TMS28F512A-12C3 65 536 BY 8-bit Flash Memory
TMS28F512A-12C4FML ti TMS28F512A, 65 536 BY 8-Bit Flash Memory
TMS28F512A-15C3 65 536 BY 8-bit Flash Memory
TMS28F512A-15C4FML ti TMS28F512A, 65 536 BY 8-Bit Flash Memory
TMS28F512A-17C3 65 536 BY 8-bit Flash Memory
TMS28F800ALB10BDCDE ti TMS28F800ALB, 1 048 576 BY 8-Bit, 524 288 BY 16-Bit Autoselect Boot Block Flash Memory
TMS28F800ALT12BDCDE ti TMS28F800ALT, 1 048 576 BY 8-Bit, 524 288 BY 16-Bit Autoselect Boot Block Flash Memory
TMS29F002 262 144 BY 8-bit Flash Memory
TMS29F002R
TMS29F002RB-10BFML ti TMS29F002RB, 262 144 BY 8-Bit Boot Block Flash Memory
TMS29F002RT-10BFML ti TMS29F002RT, 262 144 BY 8-Bit Boot Block Flash Memory
TMS29F010 131 072 BY 8-bit Flash Memory
Same catergory

AT49LV8192A : 3.0-Volt Read And 3.0-Volt Byte-write. Single-voltage Read/Write Operation: to 3.6V (BV), to 3.6V (LV) Fast Read Access Time 70 ns Internal Erase/Program Control Sector Architecture One 8K Word (16K Bytes) Boot Block with Programming Lockout Two 4K Word (8K Bytes) Parameter Blocks One 496K Word (992K Bytes) Main Memory Array Block Fast Sector Erase Time 10 seconds Byte-by-byte or Word-by-word.

CAT34WC02 : Serial CMOS EePROM, 2Kb. 2K-Bit I2C Serial EEPROM, Serial Presence Detect s Self-timed write cycle with auto-clear s Software write protection for lower 128 bytes s 1,000,000 program/erase cycles s 100 year data retention s 8-pin DIP, 8-pin SOIC and 8-pin TSSOP packages s 16-byte page write buffer s Commercial, industrial and automotive The a 2K-bit Serial CMOS EEPROM internally.

CY7C4241V-15JC : 4K X 9 Low Voltage Synchronous Fifo. High-speed, low-power, first-in first-out (FIFO) memories 18 (CY7C4245) High-speed 100-MHz operation (10 ns read/write cycle time) Low power (ICC =45 mA) Fully asynchronous and simultaneous read and write operation Empty, Full, Half Full, and Programmable Almost Empty/Almost Full status flags TTL-compatible Retransmit function Output Enable (OE) pin Independent.

DPS512M8MKNY : 512kx8 High Speed CMOS SRAM. The DPS512M8MKnY High Speed SRAM `'STACK'' devices are a revolutionary new memory subsystem using Dense-Pac Microsystems' ceramic Stackable Leadless Chip Carriers (SLCC). Available in straight leaded, `'J'' leaded or gullwing leaded packages. The device packs 4-Megabits of low-power CMOS static RAM in an area as small 0.549 in2, while maintaining a total.

G28F320J5-120 : Strataflash Memory Technology 32 And 64 Mbit. High-Density Symmetrically-Blocked Architecture 64 128-Kbyte Erase Blocks 32 128-Kbyte Erase Blocks 5 V VCC Operation 2.7 V I/O Capable Configurable or x16 I/O 120 ns Read Access Time 150 ns Read Access Time (64 M) Enhanced Data Protection Absolute Protection with VPEN = GND Flexible Block Locking Block Erase/Program Lockout during Power Transitions.

HM62W4100H : 4m High Speed SRAM ( 1-mword X 4-bit ). The a 4-Mbit high speed static RAM organized 4-bit. It has realized high speed access time by employing CMOS process + 2-poly resistor memory cell) and high speed circuit designing technology. It is most appropriate for the application which requires high speed and high density memory, such as cache and buffer memory in system. The HM62W4100H is packaged.

K4D28163HD : ->Graphics Memory. = K4D28163HD 2M X 16Bit X 4 Banks Double Data Rate Synchronous DRAM With Bi-directional Data Strobe And DLL ;; Organization = 8Mx16 ;; Vdd/Vddq(V) = 3.3/2.5 ;; Speed(ns) = 3.6,4.0,5.0,6.0 ;; Refresh = 4K/64ms ;; Package = 66TSOP2 ;; Interface = SSTL_2 ;; Production Status = Eol(may '03) ;; Comments = -.

LC36256AL-70 : SRAM. 256K (32768words X 8bit) SRAM.

M312L6420EG0 : = M312L6420EG0 184pin Registered Module Based on 256Mb E-die (x4, X8) ;; Density(MB) = 512 ;; Organization = 64Mx72 ;; Bank/ Interface = 4B/SSTL2 ;; Refresh = 8K/64ms ;; Speed = B3,A2,B0,CC ;; Power = C ;; #of Pin = 184 ;; Component Composition = (64Mx4)x18 ;; Production Status = Customer Sample ;; Comments = DDR266/333,DDR400.

M377S3323CT0 : Registered DIMM. = M377S3323CT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = 1H,1L ;; #of Pin = 168 ;; Power = C ;; Component Composition = (16Mx8)x18+Drive ICx3+EEPROM ;; Production.

MUPA64K16 : . General The MUPA64K16 Alto Priority Queue Scheduler is a high-performance sorting engine designed to support packet scheduling in high-speed switch or router applications. Alto can support any scheduling algorithm for which a priority queue is required, such as Weighted Fair Queuing, Start-Time Fair Queuing and Self-Clocked Fair Queuing. Alto holds.

TMS29LF800B : ti TMS29LF800B, 8 388 608-Bit Boot-sector Flash Memo. Single Power Supply Supports 2.7-V and 3.6-V Read/Write Operation Organization By 8 Bits By 16 Bits Array-Blocking Architecture One 16K-Byte/One 8K-Word Boot Sector Two 8K-Byte/4K-Word Parameter Sectors One 32K-Byte/16K-Word Sector Fifteen 64K-Byte/32K-Word Sectors Any Combination of Sectors Can Be Erased. Supports Full-Chip Erase Any Combination.

PD23C128040AL : . 128M-BIT MASK-PROGRAMMABLE ROM BY 8-BIT (BYTE MODE) BY 16-BIT (WORD MODE) PAGE ACCESS MODE The a 134,217,728 bits mask-programmable ROM. The word organization is selectable (BYTE mode : 16,777,216 words by 8 bits, WORD mode : 8,388,608 words by 16 bits). The active levels of OE (Output Enable Input) can be selected with mask-option. The PD23C128040AL.

K4H1G0838M : 32M x 8Bit x 4 Banks Double Data Rate SDRAM The K4H1G0838M is 1,073,741,824 bits of double data rate synchronous DRAM organized as 4 x 67,108,864 / 4 x 33,554,432 words by 4 / 8bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous with Data Strobe allow extremely high performance up to 333Mb/s per pin..

HYS72T512020HR-5-A : 240-Pin Registered DDR2 SDRAM Modules DIMMs are available as ECC modules in 512M x 72 (4 GByte) organization and density, intended for mounting into 240-Pin connector sockets..

EDI7F332MC100BNI : 2M X 32 FLASH 5V PROM MODULE, 100 ns, SMA80. s: Memory Category: Flash, PROM ; Density: 67109 kbits ; Number of Words: 2000 k ; Bits per Word: 32 bits ; Package Type: SIMM-80 ; Pins: 80 ; Supply Voltage: 5V ; Access Time: 100 ns.

R1RP0408DGE-0PR : 512K X 8 STANDARD SRAM, 12 ns, PDSO36. s: Memory Category: SRAM Chip ; Density: 4194 kbits ; Number of Words: 512 k ; Bits per Word: 8 bits ; Package Type: SOJ, 0.400 INCH, PLASTIC, SOJ-36 ; Pins: 36 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 12 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

 
0-C     D-L     M-R     S-Z