|Category||Memory => Flash|
|Description||ti TMS29LF800B, 8 388 608-Bit Boot-sector Flash Memo|
|Company||Texas Instruments, Inc.|
|Datasheet||Download TMS29LF800B datasheet
Single Power Supply Supports 2.7-V and 3.6-V Read/Write Operation Organization By 8 Bits By 16 Bits Array-Blocking Architecture One 16K-Byte/One 8K-Word Boot Sector Two 8K-Byte/4K-Word Parameter Sectors One 32K-Byte/16K-Word Sector Fifteen 64K-Byte/32K-Word Sectors Any Combination of Sectors Can Be Erased. Supports Full-Chip Erase Any Combination of Sectors Can Be Marked as Read-Only Boot-Code Sector Architecture T = Top Sector B = Bottom Sector Protection Hardware Protection Method That Disables Any Combination of Sectors From Write or Erase Operations Using Standard Programming Equipment Embedded Program/Erase Algorithms Automatically Pre-Programs and Erases Any Sector Automatically Programs and Verifies the Program Data at Specified Address JEDEC Standards Compatible With JEDEC Byte Pinouts Compatible With JEDEC EEPROM Command Set Fully Automated On-Chip Erase and Program Operations 100 000 Program/Erase Cycles Low Power Dissipation 20-mA Typical Active Read for Byte Mode 28-mA Typical Active Read for Word Mode 30-mA Typical Program/Erase Current Less Than 60-µA Standby Current µA in Deep Power-Down Mode All Inputs/Outputs TTL-Compatible
PIN NOMENCLATURE A[0:18] BYTE OE NC RESET / BY VCC VSS WE Address Inputs Byte/Word Enable Data In / Data out Data In/Out (Word-Wide mode) Low-Order Address (Byte-Wide mode) Chip Enable Output Enable No Internal Connection Reset / Deep Power Down Ready / Busy Output Power Supply Ground Write Enable
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.
Erase Suspend/Resume Supports Reading Data From, or Programming Data to, a Sector Not Being Erased Hardware-Reset Pin Initializes the Internal-State Machine to the Read Operation Package Options 44-Pin Plastic Small-Outline Package (PSOP) (DBJ Suffix) 48-Pin Thin Small-Outline Package (TSOP) (DCD Suffix) Detection Of Program/Erase Operation Data Polling and Toggle Bit Feature of Program/Erase Cycle Completion Hardware Method for Detection of Program/Erase Cycle Completion Through Ready/Busy (RY/BY) Output Pin High-Speed Data Access at 3.3-V VCC 10% at Three Temperature Ranges 90 ns Commercial. 100 ns Extended. 120 ns Automotive. to 125°Cdescription
The 608-bit), 3-V single-supply, programmable read-only memory device that can be electrically erased and reprogrammed. This device is organized by 8 bits by 16 bits, divided into 19 sectors: One 16K-byte/8K-word boot sector Two 8K-byte/4K-word sectors One 32K-byte/16K-word sector Fifteen 64K-byte/32K-word sectors
Any combination of sectors can be marked as read-only or erased. Full-chip erasure is also supported. Sector data protection is afforded by methods that can disable any combination of sectors from write or read operations using standard programming equipment. An on-chip state machine provides an on-board algorithm that automatically pre-programs and erases any sector before it automatically programs and verifies program data at any specified address. The command set is compatible with that of the Joint Electronic Device Engineering Council (JEDEC) standards and is compatible with the JEDEC 8M-bit electrically erasable, programmable read-only memory (EEPROM) command set. A suspend/resume feature allows access to unaltered memory blocks during a section-erase operation. All outputs of this device are TTL-compatible. Additionally, an erase/suspend/resume feature supports reading data from, or programming data to, a sector that is not being erased.
|Some Part number from the same manufacture Texas Instruments, Inc.|
|TMS29LF800T ti TMS29LF800T, 8 388 608-Bit Flash Memories|
|TMS29VF040 ti TMS29VF040, 4 194 304-BIT Flash Memory|
|TMS320 Floating-point Digital Signal Processors|
|TMS32020 Wide-band Analog Interface Circuit|
|TMS320A2400 Floating-point Digital Signal Processors|
|TMS320BC51 Tms320c5x Fixed Point DSP|
|TMS320BC51PQ ti TMS320BC51, Digital Signal Processors|
|TMS320BC52 Tms320c5x Fixed Point DSP|
|TMS320BC52PJ ti TMS320BC52, Digital Signal Processors|
|TMS320BC53 Tms320c5x Fixed Point DSP|
|TMS320BC53PQ ti TMS320BC53, Digital Signal Processor|
|TMS320BC53S Tms320c5x Fixed Point DSP|
|TMS320BC53SPZ ti TMS320BC53S, Digital Signal Processor|
|TMS320BC57S Tms320c5x Fixed Point DSP|
|TMS320BC57SPGE57 ti TMS320BC57S, Digital Signal Processors|
|TMS320C10 Tms320c1x Fixed Point DSP|
|TMS320C10FNA ti TMS320C10, Digital Signal Processor|
|TMS320C10M Tms320c1x Fixed Point DSP|
|TMS320C10NA ti TMS320C10, Digital Signal Processor|
|TMS320C14 Tms320c1x Fixed Point DSP|
|TMS320C14FNL ti TMS320C14, Digital Signal Processors|
DCR011203P : ti DCR011203, Miniature, 1W ISOlated Regulated DC/DC Converters
PT4509C : Plug-in Power Solutions->Isolated->Single Output ti PT4509, 1.2V 5A, 24-V Input ISOlated DC/DC Converter
TMS320VC5410APGE12 : TMS320 Family ti TMS320VC5410A, Digital Signal Processor
TMS29F800B-100BDBJE : 1048576 BY 8-bit/ 524288 BY 16-bit Flash Memories
INA129UG4 : IC, INSTRUMENT AMP, 1.3MHZ, 130DB SOIC-8 Specifications: No. of Amplifiers: 3 ; Input Offset Voltage: 50µV ; Gain dB Min: - ; Gain dB Max: - ; Bandwidth: 1.3MHz ; Amplifier Output: Single Ended ; Noise Figure Typ: - ; CMRR: 130dB ; Slew Rate: 4V/µs ; Supply Voltage Range: ± 2.25V to ± 18V ; Supply Current: 700µA ; Amplifier Case Style: SOI
ADS5423IPGPR : Data Acquisition - Analog To Digital Converter (adc) Integrated Circuit (ics) 1 Differential, Unipolar Tape & Reel (TR) Analog and Digital; IC ADC 14BIT 80MSPS 52HTQFP Specifications: Number of Bits: 14 ; Package / Case: 52-TQFP Exposed Pad ; Data Interface: Serial, Parallel ; Packaging: Tape & Reel (TR) ; Sampling Rate (Per Second): 80M ; Operating Temperature: -40°C ~ 85°C ; Voltage Supply Source: Analog and Digital ; Number of Inputs and Type: 1 Differentia
VSP5610RSHR : Data Acquisition - Analog Front End (afe) Integrated Circuit (ics) Cut Tape (CT) 3 V ~ 3.6 V; IC AFE 16BIT 353MSPS 56VQFN Specifications: Package / Case: 56-VFQFN Exposed Pad ; Voltage - Supply, Digital: 3 V ~ 3.6 V ; Voltage - Supply, Analog: 3 V ~ 3.6 V ; Number of Bits: 16 ; Number of Channels: 4 ; Packaging: Cut Tape (CT) ; Power (Watts): 339mW ; Lead Free Status: Lead Free ; RoHS Status: RoHS Compliant
TMP411AQDGKRQ1 : Pmic - Thermal Management Integrated Circuit (ics) 2-Wire SMBus™ Tape & Reel (TR) 2.7 V ~ 5.5 V; IC LOC/REM TEMP SENSOR 8MSOP Specifications: Sensing Temperature: -40°C ~ 125°C ; Output Type: 2-Wire SMBus™ ; Voltage - Supply: 2.7 V ~ 5.5 V ; Package / Case: 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) ; Packaging: Tape & Reel (TR) ; Function: Temp Monitoring System (Sensor) ; Lead Free Status: Lead Free ; RoHS Status: RoHS C
TLC27L2MDRG4 : Linear - Amplifier - Instrumentation, Op Amps, Buffer Amp Integrated Circuit (ics) General Purpose Tape & Reel (TR) 29µA 4 V ~ 16 V, ±2 V ~ 8 V; IC OPAMP GP 110KHZ DUAL 8SOIC Specifications: Packaging: Tape & Reel (TR) ; Amplifier Type: General Purpose ; Number of Circuits: 2 ; Package / Case: 8-SOIC (0.154", 3.90mm Width) ; Slew Rate: 0.05 V/µs ; Gain Bandwidth Product: 110kHz ; Current - Supply: 29µA ; Current - Output / Channel: 30mA ; Voltage - Supply, Single/Dua
TPS7A6301QPWPRQ1 : Pmic - Voltage Regulator - Linear (ldo) Integrated Circuit (ics); IC REG LDO ADJ 200MA 14HTSSOP Specifications: Lead Free Status: Lead Free ; RoHS Status: RoHS Compliant
AFE031 : Powerline Communications Analog Front End The AFE031 is a low-cost, integrated, powerline communications (PLC) analog front-end (AFE) device that is capable of capacitive- or transformer-coupled connections to the powerline while under the control of a DSP or microcontroller. It is ideal for driving low-impedance lines that require up to 1.
AM28F020A : 2M. Flash 12v 10k Cycle Embedded Algorithm Only: 256kx8. 2 Megabit x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory with Embedded Algorithms s High performance Access times as fast ns s CMOS low power consumption 30 mA maximum active current 100 µA maximum standby current No data retention power consumption s Compatible with JEDEC-standard byte-wide 32-pin EPROM pinouts 32-pin PDIP 32-pin PLCC 32-pin TSOP.
GM71V65403C : . The GM71V(S)65403C/CL is the new generation dynamic RAM organized 16,777,216 words by 4bits. The GM71V(S)65403C/CL utilizes advanced CMOS Silicon Gate Process Technology as well as advanced circuit techniques for wide operating margins, both internally and to the system user. System oriented include single power supply of 3.3V+/-10% tolerance, direct.
HT24LC04 : 4k 2-wire CMOS Serial EePROM. Operating voltage: 2.2V~5.5V Low power consumption - Operation: 5mA max. - Standby: 5mA max. Internal organization: 512´8 2-wire serial interface Write cycle time: 5ms max. Automatic erase-before-write operation Partial page write allowed 16-byte page write modes Write operation with built-in timer Hardware controlled write protection 40-year data retention.
HY62U8200B : 256Kx8bit CMOS SRAM. Revision No 03 History Initial Revision History Insert Revised - Improved operating current 60mA 30mA Change the Notch Location of sTSOP - Left-Top Left-Center Marking Information Add Revised - AC Test Condition Add : 5pF Test Load - VIH max : Vcc + 0.2V Vcc + 0.3V Changed Logo - HYUNDAI hynix - Marking Information Change Draft Date Jul.29.2000 Remark.
HYB25D256161CE : 16m X 16 Double Data Rate Graphics DRAM. Edition 2004-02 Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 München, Germany © Infineon Technologies AG 2004. All Rights Reserved. Attention please! The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics. Terms of delivery and rights to technical change reserved.
K4E660411B : Buffered DIMM. = M372E3280BJ0 32Mx72 DRAM Dimm With Ecc Using 16Mx4,4K&8K Refresh,5V ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Mode = Edo ;; Refresh = 8K/64ms ;; Speed(ns) = 50,60 ;; #of Pin = 168 ;; Component Composition = (16Mx4)x36+Drive ICx2 ;; Production Status = Eol ;; Comments = Buffered.
K4S560432E : = K4S560432E 256Mb E-die SDRAM(16M X 4Bit X 4 Banks / 8M X 8Bit X 4 Banks / 4M X 16Bit X 4 Banks) ;; Organization = 64Mx4 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 8K/64ms ;; Speed = 75 ;; Package = 54TSOP2,54sTSOP ;; Power = C,l ;; Production Status = Mass Production ;; Comments = -.
K7Q161882A : QDR I/II. = K7Q161882A 512Kx36-bit, 1Mx18-bit QDR(TM)b2 SRAM ;; Organization = 1Mx18 ;; VDD(V) = 1.8 ;; Access Time-tCD(ns) = 2.7,3.0,3.0 ;; Cycle Time(MHz) = 167,133,100 ;; I/o Voltage(V) = 1.5,1.8 ;; Package = 165FBGA ;; Production Status = Mass Production ;; Comments = QDR I-2B.
M15711EJ2V0DS00 : . 32M-BIT MASK-PROGRAMMABLE ROM BY 8-BIT (BYTE MODE) BY 16-BIT (WORD MODE) PAGE ACCESS MODE The µPD23C32340 and µPD23C32380 are 33,554,432 bits mask-programmable ROM. The word organization is selectable (BYTE mode : 4,194,304 words by 8 bits, WORD mode : 2,097,152 words by 16 bits). The active levels of OE (Output Enable Input) can be selected with mask-option.
M53611601BJ0 : SIMM. = M53611601BJ0 16MB X 36 DRAM Simm Using 16MB X 4 & 16MB X 1, 4KB Refresh, 5V ;; Density(MB) = 64 ;; Organization = 16Mx36 ;; Mode = Fast Page ;; Refresh = 4K/64ms ;; Speed(ns) = 50,60 ;; #of Pin = 72 ;; Component Composition = (16Mx4)x8+(16Mx1)x4 ;; Production Status = Eol ;; Comments = Gold,w,parity.
TC55VZM208AFTI : SRAM - High Speed Asynch. Density = 4Mb ;; Organization = 512Kx8 ;; Speed (ns) = 8,10,12 ;; Package = Soj/tsop ;; Voltage (V) = 3.3 ;; Comments = Industrial Temp.
V53C8129H : EDO. Ultra_high Performance 128K X 8 Edo Page Mode CMOS DRAM.
W27C020M : ->UV/EPROM. 256K X 8 Electrically Erasable EPROM.
IS61DDB41M36 : DDR-II (Burst of 4) CIO Synchronous SRAMs The 36Mb IS61DDB41M36 and IS61DDB42M18 are synchronous, high-performance CMOS static random access memory (SRAM) devices. These SRAMs have a common I/O bus. The rising edge of K clock initiates the read/write operation, and all internal operations are self-timed. Refer to the Timing Reference Diagram for Truth.
EN29LV160 : 16 Megabit (2048K x 8-bit / 1024K x 16-bit) Flash Memory Boot Sector Flash Memory, CMOS 3.0 Volt-only The EN29LV160 is a 16-Megabit, electrically erasable, read/write non-volatile flash memory, organized as 2,097,152 bytes or 1,048,576 words. Any byte can be programmed typically in 8μs. The EN29LV160 3.0V voltage read and write operation, with.
AT88SC1608 : Secure Memory 16K EEPROM secure memory IC with Authentication; eight 2-Kbit zones.
AT52BR6408A-85CJ : SPECIALTY MEMORY CIRCUIT, PBGA66. s: Density: 67109 kbits ; Number of Words: 4000 k ; Bits per Word: 16 bits ; Package Type: 11 X 8 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, CBGA-66 ; Pins: 66 ; Supply Voltage: 3V ; Operating Temperature: -40 to 85 C (-40 to 185 F).
PC28F00AG18FE : FLASH 2.7V PROM. s: Memory Category: Flash, PROM. Power Core voltage: V I/O voltage: V Standby current: 60 A (typ) for nm Deep Power-Down mode: 2 A (typ) Automatic Power Savings mode 16-word synchronous-burst read current: 23 mA (typ) @ 108 MHz; 24 mA (typ) @ 133 MHz Software Micron® Flash data integrator (FDI) optimized Basic command set (BCS) and extended command set (ECS) compatible.