|Category||DSPs (Digital Signal Processors) => 320 Family|
|Description||Floating-point Digital Signal Processors|
|Company||Texas Instruments, Inc.|
|Datasheet||Download TMS320 datasheet
New TMS320C6712 DSP: 100MHz, 600 MFLOPS, U.S. (100Ku) TMS320VC33 DSP: 60 MHz, 120 MFLOPS, U.S. (100Ku) TMS320C6711 DSP: 900 MFLOPS with dual-level cache architecture TMS320C6701 DSP: the highest performance floating-point DSP in production today delivers to 1 GFLOPS TMS320C67xTM DSPs are code compatible with TMS320C62xTM fixed-point DSPs Industry's most advanced C compiler achieves greater than 80 percent of the performance of hand-coded assembly New TMS320C6711 DSP Starter Kit (DSK) for only U.S. $295.00 enables easy prototyping of TMS320C6000TM DSP-based designs (Available 4Q00)
Application designers now have the greatest range of price and performance options with floating-point digital signal processors (DSPs) from Texas Instruments. TMS320C67xTM DSPs are the industry's most powerful floating-point processors, and TMS320C3xTM DSPs provide incredible performance, precision and dynamic range. These processors are available at a number of price points so developers can select the device that best meets the needs of target applications.
The TI Floating-Point DSP Advantage TI floating-point DSPs raise the bar in performance, set new levels in cost efficiency, and offer low power dissipation--energizing existing products and supporting the development of next-generation applications. Several features of TI's floating-point DSPs make them attractive for applications that require a larger dynamic range and a higher level of precision than offered by typical 16-bit fixed-point devices. For example, a 32-bit
word-width enables high fidelity audio systems to produce more life-like sound. Graphics and imaging systems need the full 32-bits to achieve greater resolution and more realistic visuals. In addition, the DSPs' substantial processing power provides higher frame rates and additional polygon manipulations that further enhance image sharpness and quality. Motion control, automotive, robotics, instrumentation, military and voice/speech applications similarly benefit from the extra precision and high performance of TI floating-point DSPs.
TI provides application designers the largest assortment of DSP floating-point price and performance options. TI leads the way in floating-point DSP technology and continues to build on its leadership position--as it has for more than 12 years.
Unparalleled Performance with VelociTI TM Architecture All TMS320C6000TM DSPs are based on the same CPU core, featuring VelociTITM, an advanced very long instruction word (VLIW) architecture designed to achieve high performance through increased instructionlevel parallelism. TI achieves breakthrough performance by adding floating-point instructions to six of the C6000 DSP architecture's eight functional units. The eight functional units, including two multipliers and six arithmetic units, are highly orthogonal, providing the
compiler and Assembly Optimizer with many execution resources. Eight 32-bit RISClike instructions are fetched by the CPU each cycle. The VelociTI instruction packing features allow these eight instructions to be executed in parallel, in serial, or in parallel/serial combinations. This optimized scheme enables significant reductions in code size, program fetches and power consumption. Unified Architecture Provides Code Compatibility With the same VelociTITM core, TI's C67xTM DSPs are code and
pin-for-pin compatible with C62xTM fixed-point DSPs. The C67x DSP instruction set is a superset of that for the C62x devices. This allows developers to take advantage of the ease-of-use of floating-point by prototyping on the C6711 DSP, and then porting their code to the fixed-point C6211 DSP for reduced production costs. Together with the ease of a single development platform, this code-transfer capability between fixedand floating-point DSPs results in significant savings in development, resource and manufacturing costs.
DAT/PRO (address reach) 52 Mbytes Ext Memory Interface 32-bit Cycle (ns) MFLOPS 6 1000 Host Port 16-bit Packaging Interface
Voltage 3.3V I/O; 1.9V Core 3.3V I/O; 1.8V Core 3.3V I/O; 1.8V Core 3.3V I/O; 1.8V Core 3.3V I/O; 1.8V Core
# denotes bootloader - the TMS320C30 is available in three speed grades: 30 MHz , 40 MHz, and 50 MHz (shown). - the TMS320C31 is available in four speed grades: 40 MHz , 50 MHz, 60 MHz (shown) and the new 80 MHz (shown). - the TMS320C32 is available in three speed grades: 40 MHz , 50 MHz, and 60 MHz (shown).
Program Fetch Instruction Dispatch Instruction Decode Data Path 1 A Register File Data Path 2 B Register File Emulation S2 L2 Interrupt Control Registers Control Logic Test
L Unit: 32/40-bit fixed-point arithmetic and compare operations 32/64-bit floating-point arithmetic and compare operations (IEEE single and double precision) 32-bit fixed-point logical operations Fixed/floating-point conversions to 32-bit floating-point conversions S Unit: 32-bit fixed-point arithmetic operations 32/40-bit shifts and 32-bit bit-field operations Branching and constant generation 32/64-bit floating-point reciprocal, absolute value, compares and 1/sqrt operations to 64-bit floating-point conversions M Unit: x 16-bit fixed-point multiplies x 32-bit fixed-point multiplies x 32-bit single-precision floating-point multiplies x 64-bit double-precision floating-point multiplies D Unit: 32-bit add, subtract, linear and circular address calculation 8/16/32/64-bit loads 8/16/32-bit stores
Key Features of the C67x TM DSP Core Load store architecture with 32 general-purpose registers, each 32-bit IEEE floating-point format - 1 GFLOPS single precision - 420 MFLOPS double precision--hardware supported CPU - Dual data path - 8 functional units (4 Floating & Fixed-Point ALUs, 2 Fixed-Point ALUs, and 2 Multipliers) 8, 32-bit instructions per cycle 32-bit address range Additional integer multiply instructions not available on the C62xTM core - 32-bit multiply Integer instruction features - Data byte addressable 16-, 32-bit data) - 8 bits overflow protection - Saturation - Bit field extract, set, clear - Bit counting - Instruction packing reduces code size - All instructions conditional
Instruction Set Features Hardware support for IEEE single-precision instructions Hardware support for IEEE double-precision instructions Byte-addressable 16-, 32-bit Data) 8-bit overflow protection Saturation Bit-field extract, set, clear Bit-counting Normalization 100% Conditional instructions through five registers B0, B1 and B2) Low power modes Comprehensive Development Support Ultra-efficient C compiler, ANSI C, and C++ Industry's first assembly optimizer Code Composer debugger Code Composer simulator Code Composer StudioTM IDE integrated DSP development environment: - Real-time analysis and debug capabilities using RTDXTM technology and DSP/BIOS - Standard application program interfaces (APIs)
Development Support Tools C67xTM evaluation module (EVM) is available to assist in development For only $295, developers can start today to develop on the TMS320C6711 DSP Development Kit (DSK) enabling easy and inexpensive benchmarking and prototyping of C6000 DSP-based designs.
|Related products with the same datasheet|
|Some Part number from the same manufacture Texas Instruments, Inc.|
|TMS32020 Wide-band Analog Interface Circuit|
|TMS320A2400 Floating-point Digital Signal Processors|
|TMS320BC51 Tms320c5x Fixed Point DSP|
|TMS320BC51PQ ti TMS320BC51, Digital Signal Processors|
|TMS320BC52 Tms320c5x Fixed Point DSP|
|TMS320BC52PJ ti TMS320BC52, Digital Signal Processors|
|TMS320BC53 Tms320c5x Fixed Point DSP|
|TMS320BC53PQ ti TMS320BC53, Digital Signal Processor|
|TMS320BC53S Tms320c5x Fixed Point DSP|
|TMS320BC53SPZ ti TMS320BC53S, Digital Signal Processor|
|TMS320BC57S Tms320c5x Fixed Point DSP|
|TMS320BC57SPGE57 ti TMS320BC57S, Digital Signal Processors|
|TMS320C10 Tms320c1x Fixed Point DSP|
|TMS320C10FNA ti TMS320C10, Digital Signal Processor|
|TMS320C10M Tms320c1x Fixed Point DSP|
|TMS320C10NA ti TMS320C10, Digital Signal Processor|
|TMS320C14 Tms320c1x Fixed Point DSP|
|TMS320C14FNL ti TMS320C14, Digital Signal Processors|
|TMS320C15 Tms320c1x Fixed Point DSP|
|TMS320C15FNA ti TMS320C15, Digital Signal Processors|
|TMS320C16 Tms320c1x Fixed Point DSP|
CD74ACT238M : 3-to-8-line Decoders/demultiplexers
OPA2340PA : ti OPA2340, Single-Supply, Rail-to-rail Operational Amplifiers MicroAmplifier(TM) Series
SN54197W : 50/30/100-mhz Resettable Decade or Binary Counters/latches
SN74HCT32DB : Quadruple 2-input Positive-OR GATEs
SN74V293-7PZA : 65536 X 18 Synchronous Fifo Memory
TL431BCLPM : Adjustable Precision Shunt Regulator
SN74LVCC4245ANSRG4 : 32-bit BUS Transceiver WITH 3-state Outputs
TPS2311IPWRG4 : External FET ti TPS2311, 3-13V Dual Hotswap ic w/ Inter-dependent Channel Circuit Breaking & PWR Good Report, Act-high Enable
TPS65120RGTRG4 : Single-Inductor, Quad-output Supply For Small Form Factor TFT Display in QFN-16, 3.3-V LDO, Auto-seq
LT1013AMDREP : Linear - Amplifier - Instrumentation, Op Amps, Buffer Amp Integrated Circuit (ics) General Purpose Cut Tape (CT) 350µA 4 V ~ 44 V, ±2 V ~ 22 V; IC OPAMP GP 1MHZ DUAL PREC 8SOIC Specifications: Packaging: Cut Tape (CT) ; Amplifier Type: General Purpose ; Number of Circuits: 2 ; Package / Case: 8-SOIC (0.154", 3.90mm Width) ; Slew Rate: 0.4 V/µs ; Gain Bandwidth Product: 1MHz ; Current - Supply: 350µA ; Current - Output / Channel: - ; Voltage - Supply, Single/Dual (±): 4 V ~
SN65LVDS17EVM : Eval And Demo Board And Kit Programmers, Development System; EVALUATION MODULE FOR SN65LVDS17 Specifications: Main Purpose: Interface, LVDS, Buffer/Repeater ; Primary Attributes: - ; Secondary Attributes: - ; Supplied Contents: Board ; Utilized IC / Part: SN65LVDS17 ; Embedded: - ; Lead Free Status: Lead Free ; RoHS Status: RoHS Compliant
TPS25741RSMR : USB Interface IC USB Type-C and USB PD Source Controllers 32-VQFN -40 to 125 Specifications: Type: Type-C Controller ; Standard: USB 2.0 ; Operating Supply Voltage: 4.65 V to 25 V ; Operating Supply Current: 1.8 mA ; Maximum Operating Temperature: + 125 C ; Mounting Style: SMD/SMT ; Package/Case: VQFN-32 ; Packaging: Reel
AD14160 : 480-MFLOP, Quad DSP, 5v, Cbga Package. PERFORMANCE ADSP-21060 Core Processor 4) 480 MFLOPS Peak, 320 MFLOPS Sustained 25 ns Instruction Rate, Single-Cycle Instruction ExecutionEach of Four Processors 16 Mbit Shared SRAM (Internal to SHARCs) 4 Gigawords Addressable Off-Module Memory Sixteen 40 Mbyte/s Link Ports (Four per SHARC) Eight 40 Mbit/s Independent Serial Ports (Two from Each SHARC).
ADMC300 : 80-Lead Mixed Signal DSP With 5, 16-bit Sigma-delta ADCs. TARGET APPLICATIONS Industrial Drives, Servo Drives, Variable Speed Drives, Electric Vehicles 25 MIPS Fixed-Point DSP Core Single Cycle Instruction Execution (40 ns) ADSP-2100 Family Code Compatible Independent Computational Units ALU Multiplier/Accumulator Barrel Shifter Multifunction Instructions Single Cycle Context Switch Powerful Program Sequencer.
ADMC326TN : 28-lead ROM-based DSP Motor Controller. TARGET APPLICATIONS Washing Machines, Refrigerator Compressors, Fans, Pumps, Industrial Variable Speed Drives, Automotive MOTOR TYPES AC Induction Motors Permanent Magnet Synchronous Motors (PMSM) Brushless DC Motors (BDCM) 20 MIPS Fixed-Point DSP Core Single Cycle Instruction Execution (50 ns) ADSP-21xx Family Code Compatible Independent Computational.
ADSP-2186M : 16-Bit, 75 Mips, 2.5V, 2 Serial Ports, Host Port, 40 KB RAM. Performance 13.3 ns Instruction Cycle Time 2.5 V (Internal), 75 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions Power-Down Mode Featuring Low CMOS Standby Power Dissipation with 200 CLKIN Cycle Recovery from.
ADSP-21XX : ADSP-2100 Family DSP Microcomputers. SUMMARY 16-Bit Fixed-Point DSP Microprocessors with On-Chip Memory Enhanced Harvard Architecture for Three-Bus Performance: Instruction Bus & Dual Data Buses Independent Computation Units: ALU, Multiplier/ Accumulator, and Shifter Single-Cycle Instruction Execution & Multifunction Instructions On-Chip Program Memory RAM or ROM & Data Memory RAM Integrated.
DSP56852VF120 : DSP56800E. 16-Bit Digital Signal Processors. 120 MIPS x 16-bit Program SRAM x 16-bit Data SRAM x 16-bit Boot ROM 21 External Memory Address lines, 16 data lines and four chip selects One (1) Serial Port Interface (SPI) or one (1) Improved Synchronous Serial Interface (ISSI) One (1) Serial Communication Interface (SCI) Interrupt Controller General Purpose 16-bit Quad Timer JTAG/Enhanced On-Chip.
HSP45116 : DSP Block. Numerically Controlled Oscillator/modulator. The Intersil HSP45116 combines a high performance quadrature Numerically Controlled Oscillator (NCO) and a high speed 16-bit Complex Multiplier/Accumulator (CMAC) on a single IC. This combination of functions allows a complex vector to be multiplied by the internally generated (cos, sin) vector for quadrature modulation and demodulation. As shown in the Block.
TMS320LC2404A : TMS320 Family. 25-ns Instruction Cycle Time (40 MHz) 40-MIPS Performance Low-Power 3.3-V Design Based on TMS320C2xx DSP CPU Core Code-Compatible With F243/F241/C242 Instruction Set and Module Compatible With F240/C240 Flash (LF) and ROM (LC) Device Options LC2404A, LC2402A On-Chip Memory to 32K Words x 16 Bits of Flash EEPROM (4 Sectors) or ROM Programmable.
TMS320VC5402GGU100 : TMS320 Family. ti TMS320VC5402, Digital Signal Processor. Separate 16-Bit Data Memory Buses and One Program Memory Bus 40-Bit Arithmetic Logic Unit (ALU), Including a 40-Bit Barrel Shifter and Two Independent 40-Bit Accumulators × 17-Bit Parallel Multiplier Coupled a 40-Bit Dedicated Adder for Non-Pipelined Single-Cycle Multiply/Accumulate (MAC) Operation Compare, Select, and Store Unit (CSSU) for the Add/Compare.
TMS320VC5420 : 320 Family. Fixed Point Digital Signal Processor. Independent Subsystems Each Core Has an Advanced Multibus Architecture With Three Separate 16-Bit Data Memory Buses and One Program Bus 40-Bit Arithmetic Logic Unit (ALU) Including a 40-Bit Barrel-Shifter and Two 40-Bit Accumulators Per Core Each Core Has × 17-Bit Parallel Multiplier Coupled a 40-Bit Adder for Non-Pipelined Single-Cycle Multiply/ Accumulate.
Z86295 : ROM (KB) = -- ;; RAM = -- ;; Speed = 40 ;; I/O = 16 ;; 8-bit Timers = 1 ;; Comm Interfaces = Spi, Uart ;; Other = MUL/DIV, PWM ;; Voltage = 4.5-5.5V ;;.
TMS320F28334 : Digital Signal Controller The TMS320F28335, TMS320F28334, and TMS320F28332, devices, members of the TMS320C28x™ DSC generation, are highly integrated, high-performance solutions for demanding control applications..
MSC7115 : Low-Cost 16-bit DSP With DDR Controller ? ?S t a r C o r e SC1400 DSP extended core with one SC1400 DSP core, 192 Kbyte of internal SRAM M1 memory, 16 way 16 Kbyte instruction cache (ICache), four-entry write buffer, programmable interrupt controller (PIC), and low-power Wait and Stop.
CS47048 : DSP With Mixed Signal DSP with Mixed Signal. 300,000,000 MAC/S (multiply accumulates per second) Dual MAC cycles per clock 72-bit accumulators are the most accurate in the industry x 32-bit SRAM with three 2K blocks assignable to either Y data or program memory. 8 Channels of DAC output: 108dB DR, 98dB THD+N 4 Channels of ADC input: 105dB DR, 98dB THD+N Integrated 5:1 analog mux feeds one stereo.
TMS320C6746 : Fixed/Floating Point Digital Signal Processor The device is a Low-power applications processor based on a C674x DSP core. It provides significantly lower power than other members of the TMS320C6000™ platform of DSPs. The device enables OEMs and ODMs to quickly bring to market devices featuring robust operating systems support, rich user interfaces,.
MSC8152SVT1000B : Dual-Core Digital Signal Processor â€˘Two StarCore SC3850 DSP subsystems, each with an SC3850 DSP core, 32 Kbyte L1 instruction cache, 32 Kbyte L1 data cache unified 512 Kbyte L2 cache configurable as M2 memory in 64 Kbyte increments, memory management unit (MMU), extended programmable interrupt controller (EPIC), two general-purpose 32-bit timers,.