Details, datasheet, quote on part number: TMS320BC52PJ
CategoryDSPs (Digital Signal Processors) => TMS320 Family->TMS320C5X Fixed Point DSP
TitleTMS320 Family->TMS320C5X Fixed Point DSP
Descriptionti TMS320BC52, Digital Signal Processors
CompanyTexas Instruments, Inc.
DatasheetDownload TMS320BC52PJ datasheet
Find where to buy


Features, Applications

Powerful 16-Bit TMS320C5x CPU 25-, 35-, and 50-ns Single-Cycle Instruction Execution Time for 5-V Operation 25-, 40-, and 50-ns Single-Cycle Instruction Execution Time for 3-V Operation Single-Cycle × 16-Bit Multiply/Add × 16-Bit Maximum Addressable External Memory Space (64K Program, 64K Data, 64K I/O, and 32K Global) × 16-Bit Single-Access On-Chip Program ROM × 16-Bit Single-Access On-Chip Program / Data RAM (SARAM) 1K Dual-Access On-Chip Program / Data RAM (DARAM) Full-Duplex Synchronous Serial Port for Coder/Decoder Interface Time-Division-Multiplexed (TDM) Serial Port Hardware or Software Wait-State Generation Capability On-Chip Timer for Control Operations Repeat Instructions for Efficient Use of Program Space Buffered Serial Port Host Port Interface

Multiple Phase-Locked Loop (PLL) Clocking Options Depending on Device) Block Moves for Data/Program Management On-Chip Scan-Based Emulation Logic Boundary Scan Five Packaging Options ­ 100-Pin Quad Flat Package (PJ Suffix) ­ 100-Pin Thin Quad Flat Package (PZ Suffix) ­ 128-Pin Thin Quad Flat Package (PBK Suffix) ­ 132-Pin Quad Flat Package (PQ Suffix) ­ 144-Pin Thin Quad Flat Package (PGE Suffix) Low Power Dissipation and Power-Down Modes: mA / MIP) V, 40-MHz Clock (Average) mA / MIP) V, 40-MHz Clock (Average) V, 40-MHz Clock (IDLE1 Mode) V, 40-MHz Clock (IDLE2 Mode) 5 V, Clocks Off (IDLE2 Mode) High-Performance Static CMOS Technology IEEE Standard 1149.1 Test-Access Port (JTAG)


The TMS320C5x generation of the Texas Instruments (TITM ) TMS320 digital signal processors (DSPs) is fabricated with static CMOS integrated circuit technology; the architectural design is based upon that of an earlier TI DSP, the TMS320C25. The combination of advanced Harvard architecture, on-chip peripherals, on-chip memory, and a highly specialized instruction set is the basis of the operational flexibility and speed of the 'C5x devices. They execute to 50 million instructions per second (MIPS). The 'C5x devices offer these advantages:

Enhanced TMS320 architectural design for increased performance and versatility Modular architectural design for fast development of spin-off devices Advanced integrated-circuit processing technology for increased performance Upward-compatible source code (source code for 'C1x and 'C2x DSPs is upward compatible with 'C5x DSPs.) Enhanced TMS320 instruction set for faster algorithms and for optimized high-level language operation New static-design techniques for minimizing power consumption and maximizing radiation tolerance

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. is a trademark of Texas Instruments Incorporated. IEEE Standard 1149.1­1990, IEEE Standard Test-Access Port and Boundary-Scan Architecture References 'C5x in this document include both TMS320C5x and TMS320LC5x devices unless specified otherwise.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Table 1 provides a comparison of the devices in the 'C5x generation. It shows the capacity of on-chip RAM and ROM memories, number of serial and parallel I/O ports, execution time of one machine cycle, and type of package with total pin count. Table 1. Characteristics of the 'C5x Processors

ON-CHIP MEMORY (16-BIT WORDS) TMS320 DEVICES DARAM DATA TMS320LC57 TMS320C57S DATA + PROG SARAM DATA + PROG 3K 6K ROM PROG 32K 2K§ I/O PORTS SERIAL PARALLEL 64K + HPI 64K + HPI 64K + HPI POWER SUPPLY (V) CYCLE TIME (ns) PACKAGE TYPE QFP 132 pin 132 pin 100/132 pin 100/132 pin 100 pin 100 pin 132 pin 132 pin 100 pin 100 pin 100 pin 128 pin 144 pin 144 pin

6K 2K§ Sixteen of the 64K parallel I/O ports are memory mapped. QFP = Quad flatpack § ROM boot loader available ¶ TDM serial port not available # Includes auto-buffered serial port (BSP) but TDM serial port not available HPI = Host port interface




Related products with the same datasheet
Some Part number from the same manufacture Texas Instruments, Inc.
TMS320BC52PJ100 ti TMS320BC52, Digital Signal Processors
TMS320BC53 Tms320c5x Fixed Point DSP
TMS320BC53PQ ti TMS320BC53, Digital Signal Processor
TMS320BC53S Tms320c5x Fixed Point DSP
TMS320BC53SPZ ti TMS320BC53S, Digital Signal Processor
TMS320BC57S Tms320c5x Fixed Point DSP
TMS320BC57SPGE57 ti TMS320BC57S, Digital Signal Processors
TMS320C10 Tms320c1x Fixed Point DSP
TMS320C10FNA ti TMS320C10, Digital Signal Processor
TMS320C10M Tms320c1x Fixed Point DSP
TMS320C10NA ti TMS320C10, Digital Signal Processor
TMS320C14 Tms320c1x Fixed Point DSP
TMS320C14FNL ti TMS320C14, Digital Signal Processors
TMS320C15 Tms320c1x Fixed Point DSP
TMS320C15FNA ti TMS320C15, Digital Signal Processors
TMS320C16 Tms320c1x Fixed Point DSP
TMS320C16PGL ti TMS320C16, Digital Signal Processors
TMS320C17 Tms320c1x Fixed Point DSP
TMS320C17FNL ti TMS320C17, Digital Signal Processors
TMS320C1X Digital Signal Processors

8509601EA : Multiplexers ti SN54ALS253, Dual 1-Of-4 Data Selectors/multiplexers With 3-State Outputs

SN65C23243DL : ti SN65C23243, 3-V to 5.5-V Dual RS-232 Port

SN65LVDM180PW : ti SN65LVDM180, Full-duplex LVDM Transceiver

SN74LVC2G06 : Dual Inverter Buffer/driver With Open-drain Output

TPS65050RSMTG4 : 2.25 MHz Dual STEP DOWN Converter WITH 3 Low-input Voltage LDOs

TPS53128 : Dual Synchronous Step-Down Controller For Low Voltage Power Rails Dual Synchronous Step-Down Controller for Low Voltage Power Rails

LM3S6G65 : Stellaris Microcontroller Stellaris Microcontroller

SN74AUP1G06DCKTG4 : Low-power Single Inverter Buffer/driver With Open-drain Outputs

ADS5522EVM : Eval Board - Analog To Digital Converter (adcs) Programmers, Development System; EVALUATION MODULE FOR ADS5522 Specifications: Number of ADC's: 1 ; Lead Free Status: Lead Free ; RoHS Status: RoHS Compliant

TS5A22364YZPR : Analogue Switch ICs 0.65-Ohm Dual SPDT Ana Sw Specifications: Number of Switches: 2 Switch ; Configuration: 2 x SPDT ; On Resistance - Max: 740 mOhms ; Switch Voltage - Max: 5 V ; On Time - Max: 80 ns ; Off Time - Max: 70 ns ; Operating Supply Voltage: 2.3 V to 5.5 V ; Maximum Operating Temperature: + 85 C ; Mounting Style: SMD/SMT ; Package/Ca

Same catergory

5962-0051001QXA : TMS320 Family. ti SMJ320C6203, Fixed-point Digital Signal Processor. Signal Processor (DSP) ­ 5-ns Instruction Cycle Time ­ 200-MHz Clock Rate ­ Eight 32-Bit Instructions/Cycle ­ 1600 Million Instructions Per Second (MIPS) 429-Pin Ball Grid Array (BGA) Package (GLP Suffix) VelociTI Advanced Very-Long-InstructionWord (VLIW) C62x DSP Core ­ Eight Highly Independent Functional Units: ­ Six Arithmetic Logic Units (ALUs).

CS2412 : User-programmable Fft/ifft 1024-point Pipelined. The is an online programmable, pipelined architecture 1024-point FFT/IFFT core. It is capable of processing continuous data streams with high data throughput rate to 50 Msamples/Sec. This highly integrated application specific silicon core is the pipelined version of CS2411 and is available in both ASIC and FPGA versions that have been handcrafted by Amphion.

DSP56364 : Digital Audio DSP. Topic Page Overview. i ii Signal/Connection s.2-1 Packaging.3-1 Design Considerations.4-1 Ordering Information5-1 IBIS Model. A-1 The DSP56364 supports digital audio applications requiring sound field processing, acoustic equalization, and other digital audio algorithms. The DSP56364 uses the high performance, single-clock-per-cycle DSP56300 core.

SMJ320C15 : TMS320 Family. Performance to 8.77 MIPs All TMS320C1x Devices are Object Code Compatible 144/256-Word On-Chip Data RAM 1.5K/4K/8K-Word On-Chip Program ROM 4K-Word On-Chip Program EPROM (TMS320E14/P14/E15/P15/E17/P17) One-Time Programmable (OTP) Versions Available (TMS320P14/P15/P17) EPROM Code Protection for Copyright Security / 64K-Word Total External Memory at Full.

TMP320C50KGDL40B : TMS320 Family->TMS320C5X Fixed Point DSP. ti TMP320C50KGD, Known Good Die(Only).

TMS320C54CST : Client Side Telephony DSP The 54CST Are Based on an Advanced Modified Harvard Architecture That Has One Program Memory Bus And Three Data Memory Buses. These Processors Provide an Arithmetic Logic Unit (ALU) With a High Degree of Parallelism, Application-specific Hardware Logic, On-chip Memory, And Additional On-chip Peripherals. The Basis of The Operational.

TMS320C6202BGNY250 : TMS320 Family. ti TMS320C6202B, Fixed-point Digital Signal Processor. Signal Processors (DSPs) 4-, 3.33-ns Instruction Cycle Time 250-, 300-MHz Clock Rate - Eight 32-Bit Instructions/Cycle MIPS C6202 and C6203B GLS Ball Grid Array (BGA) Packages are Pin-Compatible With the C6204 GLW BGA Package C6202B and C6203B GNZ and GNY Packages are Pin-Compatible VelociTI Advanced Very-Long-InstructionWord (VLIW) C62x DSP Core - Eight.

TMS320C82 : 320 Family. Digital Signal Processor. Single Chip Parallel MIMD DSP Over 1.5 Billion RISC-like Operations per Second Master Processor (MP) - 32-Bit RISC Processor - IEEE-754 Floating Point - 4K-Byte Instruction Cache - 4K-Byte Data Cache Two Parallel Processors (PPs) - 32-Bit Advanced DSP Processors - 64-Bit Opcode Provides Many Parallel Operations per Cycle - 4K-Byte Instruction Cache,.

TMS320LC31 : 320 Family. Digital Signal Processors. High-Performance Floating-Point Digital Signal Processor (DSP): V) 25-ns Instruction Cycle Time 440 MOPS, 80 MFLOPS, 40 MIPS V) 33-ns Instruction Cycle Time 330 MOPS, 60 MFLOPS, 30 MIPS V) 40-ns Instruction Cycle Time 275 MOPS, 50 MFLOPS, 25 MIPS V) 50-ns Instruction Cycle Time 220 MOPS, 40 MFLOPS, 20 MIPS V) 50-ns Instruction Cycle Time 220 MOPS, 40 MFLOPS,.

TMS320VC5509A : Fixed-point Digital Signal Processorthe TMS320VC5509A Fixed-point Digital Signal Processor (DSP) is Based on The TMS320C55x DSP Generation Cpu Processor Core. The C55x DSP Architecture Achieves High Performance And Low Power Through Increased Parallelism And Total Focus on Reduction in Power Dissipation. The Cpu Supports an Internal Bus Structure That.

TMS320C2802 : 32-Bit Digital Signal Controller with ROM The TMS320F2809, TMS320F2808, TMS320F2806, TMS320F2802, TMS320F2801, TMS320C2802, and TMS320C2801 devices, members of the TMS320C28x™ DSP generation, are highly integrated, high-performance solutions for demanding control applications. UCD9501 is a member of the same device family specifically targeting power.

MC56F8347 : The 56F8347 and 56F8147 are members of the 56800E core-based family of controllers. Each combines, on a single chip, the processing power of a Digital Signal Processor (DSP) and the functionality of a microcontroller with a flexible set of peripherals to create an extremely cost-effective solution. Because of its low cost, configuration flexibility,.

MC56F8357 : The 56F8357 and 56F8157 are members of the 56800E core-based family of controllers. Each combines, on a single chip, the processing power of a Digital Signal Processor (DSP) and the functionality of a microcontroller with a flexible set of peripherals to create an extremely cost-effective solution. Because of its low cost, configuration flexibility,.

TMS320DM368 : Digital Media System-on-Chip (DMSoC) Developers can now deliver crystal clear multi-format video at up to 1080p H.264 at 30fps (encode and closed-looped decode) in their digital video designs without concerns of video format support, constrained network bandwidth, limited system storage capacity or cost with the new TMS320DM368 DaVinci™ video processors.

0-C     D-L     M-R     S-Z