|Category||DSPs (Digital Signal Processors) => TMS320 Family|
|Company||Texas Instruments, Inc.|
|Datasheet||Download TMS320C6711-100 datasheet
Processors (DSPs): (TMS320C6711, C6711B, and C6711C) Eight 32-Bit Instructions/Cycle 200-MHz Clock Rates 5-ns Instruction Cycle Time MFLOPS VelociTI Advanced Very Long Instruction Word (VLIW) C67x DSP Core Eight Highly Independent Functional Units: Four ALUs (Floating- and Fixed-Point) Two ALUs (Fixed-Point) Two Multipliers (Floating- and Fixed-Point) Load-Store Architecture With 32 32-Bit General-Purpose Registers Instruction Packing Reduces Code Size All Instructions Conditional Instruction Set Features Hardware Support for IEEE Single-Precision and Double-Precision Instructions Byte-Addressable 16-, 32-Bit Data) 8-Bit Overflow Protection Saturation Bit-Field Extract, Set, Clear Bit-Counting Normalization L1/L2 Memory Architecture (4K-Byte) L1P Program Cache (Direct Mapped) (4K-Byte) L1D Data Cache (2-Way Set-Associative) (64K-Byte) L2 Unified Mapped RAM/Cache (Flexible Data/Program Allocation) Device Configuration Boot Mode: HPI, 8-, 16-, and 32-Bit ROM Boot Endianness: Little Endian, Big Endian Enhanced Direct-Memory-Access (EDMA) Controller (16 Independent Channels)
Glueless Interface to Asynchronous Memories: SRAM and EPROM Glueless Interface to Synchronous Memories: SDRAM and SBSRAM 256M-Byte Total Addressable External Memory Space 16-Bit Host-Port Interface (HPI) Two Multichannel Buffered Serial Ports (McBSPs) Direct Interface to T1/E1, MVIP, SCSA Framers ST-Bus-Switching Compatible to 256 Channels Each AC97-Compatible Serial-Peripheral-Interface (SPI) Compatible (Motorola) Two 32-Bit General-Purpose Timers Flexible Phase-Locked-Loop (PLL) Clock Generator [C6711/11B] Flexible Software Configurable PLL-Based Clock Generator Module [C6711C] A Dedicated General-Purpose Input/Output (GPIO) Module With 5 Pins [C6711C] IEEE-1149.1 (JTAG) Boundary-Scan-Compatible 256-Pin Ball Grid Array (BGA) Package (GFN Suffix) [C6711/C6711B Only] 272-Pin Ball Grid Array (BGA) Package (GDP Suffix) [C6711C Only] CMOS Technology 0.13-µm/6-Level Copper Metal Process 0.18-µm/5-Level Copper Metal Process (C6711/11B) 3.3-V I/O, 1.26-V Internal (C6711C) 3.3-V I/O, 1.8-V Internal (C6711B/C6711100) 3.3-V I/O, 1.9-V Internal (C6711-150)
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. TMS320C67x, VelociTI, and C67x are trademarks of Texas Instruments. Motorola is a trademark of Motorola, Inc. All trademarks are the property of their respective owners. IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
GFN BGA package (bottom view) [C6711/11B only]. 3 GDP BGA package (bottom view) [C6711C only]. 3 description. 4 device characteristics. 5 device compatibility. 6 functional block and CPU (DSP core) diagram. 7 CPU (DSP core) description. 8 memory map summary. 10 peripheral register descriptions. 11 signal groups description. 16 device configurations. 19 terminal functions. 22 development support. 33 documentation support. 36 CPU CSR register description. 37 interrupt sources and interrupt selector [C6711/11B only]. 39 interrupt sources and interrupt selector [C6711C only]. 40 EDMA channel synchronization events [C6711/11B only]. 41 EDMA module and EDMA selector [C6711C only]. 42 clock PLL [C6711/11B only]. 44 PLL and PLL controller [C6711C only]. 46 power-supply sequencing. 53 power-supply decoupling. 54 IEEE 1149.1 JTAG compatibility statement. 54 EMIF device speed. 55 bootmode. 56 absolute maximum ratings over operating case temperature range. 57 recommended operating conditions. 57 electrical characteristics over recommended ranges of supply voltage and operating case temperature for C6711/C6711B only. 58 electrical characteristics over recommended ranges of supply voltage and operating case temperature for C6711C only. 59 parameter measurement information. 60 signal transition levels. 61 timing parameters and board routing analysis. 61 input and output clocks. 63 asynchronous memory timing. 67 synchronous-burst memory timing. 71 synchronous DRAM timing. 75 HOLD/HOLDA timing. 82 BUSREQ timing. 83 reset timing [C6711/11B]. 84 reset timing [C6711C]. 86 external interrupt timing. 88 host-port interface timing. 89 multichannel buffered serial port timing. 95 timer timing. 114 general-purpose input/output (GPIO) port timing [C6711C only]. 115 JTAG test-port timing. 116 mechanical data [C6711/11B only]. 117 mechanical data [C6711C only]. 118 revision history. 119GFN 256-PIN BALL GRID ARRAY (BGA) PACKAGE (BOTTOM VIEW)
GDP 272-PIN BALL GRID ARRAY (BGA) PACKAGE (BOTTOM VIEW)
|Related products with the same datasheet|
|Some Part number from the same manufacture Texas Instruments, Inc.|
|TMS320C6711BGFN100 ti TMS320C6711B, Floating-point Digital Signal Processor|
|TMS320C6711CGDP200 ti TMS320C6711C, Floating-point Digital Signal Processor|
|TMS320C6711GFN Floating-point Digital Signal Processor|
|TMS320C6711GFN100 ti TMS320C6711, Floating-point Digital Signal Processor|
|TMS320C6712 Floating-point Digital Signal Processor|
|TMS320C6712C Floating-point Digital Signal Processors|
|TMS320C6712CGDP150 ti TMS320C6712C, Floating-point Digital Signal Processors|
|TMS320C6712GFN100 ti TMS320C6712, Floating-point Digital Signal Processor|
|TMS320C6713 Floating-point Digital Signal Processor.<<<>>>the TMS320C67x DSPS (including The TMS320C6713 And TMS320C6713B Devices) Compose The Floating-point DSP Generation in The TMS320C6000 DSP Platform. The C6713|
|TMS320C6713BGDP225 Floating-point Digital Signal Processor.<<<>>>the TMS320C67x DSPS (including The TMS320C6713 And TMS320C6713B Devices) Compose The Floating-point DSP Generation in The TMS320C6000 DSP Platform. The C6713|
|TMS320C6713GDP225 ti TMS320C6713, Floating-point Digital Signal Processor|
|TMS320C6713GDPA200 Floating-point Digital Signal Processor.<<<>>>the TMS320C67x DSPS (including The TMS320C6713 And TMS320C6713B Devices) Compose The Floating-point DSP Generation in The TMS320C6000 DSP Platform. The C6713|
|TMS320C6713GDPA200 ti TMS320C6713, Floating-point Digital Signal Processor|
|TMS320C6713PYP200 Floating-point Digital Signal Processor.<<<>>>the TMS320C67x DSPS (including The TMS320C6713 And TMS320C6713B Devices) Compose The Floating-point DSP Generation in The TMS320C6000 DSP Platform. The C6713|
|TMS320C6713PYP200 ti TMS320C6713, Floating-point Digital Signal Processor|
|TMS320C80 Digital Signal Processor|
|TMS320C80GF ti TMS320C80, Multimedia Video Processor|
PT7713A : Plug-in Power Solutions->Non-Isolated->Single Posi ti PT7713, 20-A 1.8V to 2.55V 3.3V-Input Programmable Isr
REF102AU/2K5 : ti REF102, Precision Voltage Reference
SN74AHCT138QPWRQ1 : Q1 - Automotive Catalog 3-Line to 8-Line Decoders/demultiplexers
SN74AUC2G32DCTR : Dual 2-INPUT Positive-OR GATE
SNJ54ALS374AFK : D-Type (3-State) Flip-Flops ti SN54ALS374A, Octal D-type Edge Triggered Flip-flops With 3-State Outputs
TPS76933DBV : Ultralow-power 100-ma Low-dropout Linear Regulators
TPS73215DCQG4 : Cap-free, Nmos, 250ma Low Dropout Regulator with Reverse Current Protection
TMS470R1VF338EPZQ : 16/32-bit RISC Flash Microcontrollers
TLV272QDRQ1 : Family OF 500-ua/ch 3-mhz Rail-to-rail Output Operational Amplifiers
CS2460 : User-programmable Fft/ifft 64-point Pipelined. The is an online programmable, pipelined architecture 64-Point FFT/IFFT core. This highly integrated application specific core computes the FFT/IFFT based a radix-4 decimation in frequency (DIF) algorithm. It performs the computations concurrently in three highly pipelined cascaded stages, as illustrated in Figure 1. The CS2460 is capable of processing.
HMA510/883 : DSP Block. 16 X 16-Bit CMOS Parallel Multiplier Accumulator. The is a high speed, low power CMOS x 16-bit parallel multiplier accumulator capable of operating at 55ns clocked multiply-accumulate cycles. The 16-bit X and Y operands may be specified as either two's complement or unsigned magnitude format. Additional inputs are provided for the accumulator functions which include: loading the accumulator with the current.
LSI401Z : Digital Signal Processor. L S I 4 0 1 Z Digital Signal Processor Leading-edge Superscalar DSP Technology Overview The LSI401Z is a high-performance 16-bit fixed-point digital signal processor (DSP) based on the ZSPTM Architecture. This device has been designed for applications that require high data throughput capacity coupled with high-speed I/O, such as communications infrastructure.
MAS35x5G : Audio DSPs. Midi Synthesizer / Compressed-audio And Speech Decoder. The MAS is a single-chip MIDI synthesizer with compressed audio and speech decoder , designed for implementation within portable applications. The MAS 35x5G includes a DSP engine with embedded RAM and ROM. It provides flexible digital interfaces for serial and parallel data input and serial data output. A program download option allows the support of additional.
MSP50C604 : Mixed-signal Processor. Advanced, Integrated Speech Synthesizer for High-Quality Sound Operates to 12.32 MHz (Performs to 12 MIPS) Slave Mode Enables Hours of Speech Using an External Processor and Memory Master Mode Allows 6.8 Mins of Speech Onboard Supports High-Quality Synthesis Algorithms such as MELP, CELP, LPC, ADPCM, and Polyphonic Music Simultaneous Speech Plus Music.
PDSP16318 : Complex Arithmetic. = Complex Accumulator ;; Package Type = Flatpack ;; No. Of Pins = 100.
SM320C31 : TMS320 Family. Processed to MIL-PRF-38535 (QML) Operating Temperature Ranges: Military (M) 125°C Special (S) to 105°C SMD Approval High-Performance Floating-Point Digital Signal Processor (DSP): V) 33-ns Instruction Cycle Time 330 Million Operations Per Second (MOPS), 60 Million Floating-Point Operations Per Second (MFLOPS), 30 Million Instructions Per Second.
TLC976C : DSP Block. 10-bit, 20 Msps, Area CCD Signal Processor. Correlated Double Sampling (CDS), AGC and High Speed 10-Bit ADC in a Single Package 5-V Analog Power Supply and 3.3-V Digital Power Supply Power Down Mode 56-Pin TSSOP (DGG) Package with Multichip Module Assembly for Isolation AGC Gain Range 39 dB Black Level Clamp Circuit Direct Connection to ADC Input Voltage Reference for ADC 10-Bit Resolution Maximum.
TMS320BC53SPZ : TMS320 Family->TMS320C5X Fixed Point DSP. ti TMS320BC53S, Digital Signal Processor.
TMS320C32PCM40 : TMS320 Family->TMS320C3X Floating Point DSP. ti TMS320C32, Digital Signal Processor.
TMS320C40-50 : TMS320 Family. Highest Performance Floating-Point Digital Signal Processor (DSP) '320C40-60: 33-ns Instruction Cycle Time, 330 MOPS, 60 MFLOPS, 30 MIPS, 384M Bytes '320C40-50: 40-ns Instruction Cycle Time '320C40-40: 50-ns Instruction Cycle Time Six Communications Ports Six-Channel Direct Memory Access (DMA) Coprocessor Single-Cycle Conversion to and From IEEE-754.
TMS320C542PGE1-40 : TMS320 Family. ti TMS320C542, Digital Signal Processor. Separate 16-Bit Data Memory Buses and One Program Memory Bus 40-Bit Arithmetic Logic Unit (ALU) Including a 40-Bit Barrel Shifter and Two Independent 40-Bit Accumulators × 17-Bit Parallel Multiplier Coupled a 40-Bit Dedicated Adder for Non-Pipelined Single-Cycle Multiply/Accumulate (MAC) Operation Compare, Select, and Store Unit (CSSU) for the Add/Compare.
TMS320LC2402 : DSP Controllers. 33-ns Instruction Cycle Time (30 MHz) 30 MIPS Performance Low-Power 3.3-V Design Based on T320C2xx DSP CPU Core Code-Compatible With 'F243/'F241/'C242 Instruction Set and Module Compatible With 'F240/'C240 Source-Code-Compatible With TMS320C1x/2x Flash (LF) and ROM (LC) Device Options 'LC2404, 'LC2402 On-Chip Memory to 32K Words x 16 Bits.
TMS320LC53SPZ : TMS320 Family->TMS320C5X Fixed Point DSP. ti TMS320LC53S, Digital Signal Processor.
TMS320LF2406PG : DSP Controllers. 33-ns Instruction Cycle Time (30 MHz) 30 MIPS Performance Low-Power 3.3-V Design Based on T320C2xx DSP CPU Core Code-Compatible With 'F243/'F241/'C242 Instruction Set and Module Compatible With 'F240/'C240 Source-Code-Compatible With TMS320C1x/2x Flash (LF) and ROM (LC) Device Options 'LC2404, 'LC2402 On-Chip Memory to 32K Words x 16 Bits.
TMS320VC5509GHH31 : TMS320 Family. ti TMS320VC5509, Fixed-point Digital Signal Processor. PRODUCTION DATA information is current as of publication date. Products conform to s per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements,.
Z86295 : ROM (KB) = -- ;; RAM = -- ;; Speed = 40 ;; I/O = 16 ;; 8-bit Timers = 1 ;; Comm Interfaces = Spi, Uart ;; Other = MUL/DIV, PWM ;; Voltage = 4.5-5.5V ;;.
TMS320F28044 : The TMS320F28044 device, member of the TMS320C28x™ DSP generation, is a highly integrated, high-performance solution for demanding control applications. Throughout this document, TMS320F28044 is abbreviated as F28044.
ADSP-BF606 : Blackfin Dual-Core Processor Up To 800 MHz For High Performance Digital Signal Processing Applications The dual-core ADSP-BF606 Blackfin processor is optimized for a broad range of industrial, instrumentation, medical, and consumer applications demanding complex control and signal processing tasks while maintaining extremely high data throughput..