Details, datasheet, quote on part number: TMS320C6712-100
PartTMS320C6712-100
CategoryDSPs (Digital Signal Processors) => TMS320 Family
TitleTMS320 Family
Description
CompanyTexas Instruments, Inc.
DatasheetDownload TMS320C6712-100 datasheet
Quote
Find where to buy
 
  

 

Features, Applications

Processors (DSPs): TMS320C6712C) ­ Eight 32-Bit Instructions/Cycle 100-, 150-MHz Clock Rates 10-, 6.7-ns Instruction Cycle Times 600, 900 MFLOPS VelociTI Advanced Very Long Instruction Word (VLIW) C67x DSP Core ­ Eight Highly Independent Functional Units: ­ Four ALUs (Floating- and Fixed-Point) ­ Two ALUs (Fixed-Point) ­ Two Multipliers (Floating- and Fixed-Point) ­ Load-Store Architecture With 32 32-Bit General-Purpose Registers ­ Instruction Packing Reduces Code Size ­ All Instructions Conditional Instruction Set Features ­ Hardware Support for IEEE Single-Precision and Double-Precision Instructions ­ Byte-Addressable 16-, 32-Bit Data) ­ 8-Bit Overflow Protection ­ Saturation ­ Bit-Field Extract, Set, Clear ­ Bit-Counting ­ Normalization L1/L2 Memory Architecture (4K-Byte) L1P Program Cache (Direct Mapped) (4K-Byte) L1D Data Cache (2-Way Set-Associative) (64K-Byte) L2 Unified Mapped RAM/Cache (Flexible Data/Program Allocation) Device Configuration ­ Boot Mode: 8- and 16-Bit ROM Boot ­ Endianness: Little Endian Enhanced Direct-Memory-Access (EDMA) Controller (16 Independent Channels)

­ Glueless Interface to Asynchronous Memories: SRAM and EPROM ­ Glueless Interface to Synchronous Memories: SDRAM and SBSRAM ­ 256M-Byte Total Addressable External Memory Space Two Multichannel Buffered Serial Ports (McBSPs) ­ Direct Interface to T1/E1, MVIP, SCSA Framers ­ ST-Bus-Switching Compatible to 256 Channels Each AC97-Compatible ­ Serial-Peripheral-Interface (SPI) Compatible (Motorola) Two 32-Bit General-Purpose Timers Flexible Phase-Locked-Loop (PLL) Clock Generator [C6712] Flexible Software-Configurable PLL-Based Clock Generator Module [C6712C] A Dedicated General-Purpose Input/Output (GPIO) Module With 5 Pins [C6712C] IEEE-1149.1 (JTAG) Boundary-Scan-Compatible 256-Pin Ball Grid Array (BGA) Package (GFN Suffix) [C6712 Only] 272-Pin Ball Grid Array (BGA) Package (GDP Suffix) [C6712C Only] CMOS Technology ­ 0.13-µm/6-Level Copper Metal Process ­ 0.18-µm/5-Level Metal Process (C6712) 3.3-V I/Os, 1.26-V Internal (C6712C) 3.3-V I/Os, 1.8-V Internal (C6712)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. TMS320C67x, VelociTI, and C67x are trademarks of Texas Instruments. Motorola is a trademark of Motorola, Inc. Other trademarks are the property of their respective owners. IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

GFN BGA package (bottom view) [C6712 only]. 3 GDP BGA package (bottom view) [C6712C only]. 3 description. 4 device characteristics. 5 device compatibility. 6 functional block and CPU (DSP core) diagram. 7 CPU (DSP core) description. 8 memory map summary. 10 peripheral register descriptions. 11 signal groups description. 16 device configurations. 18 terminal functions. 21 development support. 32 documentation support. 35 CPU CSR register description. 36 interrupt sources and interrupt selector [C6712 only]. 38 interrupt sources and interrupt selector [C6712C only]. 39 EDMA channel synchronization events [C6712 only]. 40 EDMA module and EDMA selector [C6712C only]. 41 clock PLL [C6712 only]. 43 PLL and PLL controller [C6712C only]. 45 power-supply sequencing. 52 power-supply decoupling. 53 IEEE 1149.1 JTAG compatibility statement. 53 EMIF device speed. 54 bootmode. absolute maximum ratings over operating case temperature range. recommended operating conditions. electrical characteristics over recommended ranges of supply voltage and operating case temperature.

parameter measurement information. 57 signal transition levels. 58 timing parameters and board routing analysis. 58 input and output clocks. 60 asynchronous memory timing. 65 synchronous-burst memory timing. 68 synchronous DRAM timing. 70 HOLD/HOLDA timing. 76 BUSREQ timing. 77 reset timing [C6712]. 78 reset timing [C6712C]. 80 external interrupt timing. 82 multichannel buffered serial port timing. 83 timer timing. 97 general-purpose input/output (GPIO) port timing [C6712C only]. 98 JTAG test-port timing. 99 mechanical data [C6712 only]. 100 mechanical data [C6712C only]. 101 revision history. 102

GFN 256-PIN BALL GRID ARRAY (BGA) PACKAGE (BOTTOM VIEW)
GDP 272-PIN BALL GRID ARRAY (BGA) PACKAGE (BOTTOM VIEW)

 

Some Part number from the same manufacture Texas Instruments, Inc.
TMS320C6712C Floating-point Digital Signal Processors
TMS320C6712CGDP150 ti TMS320C6712C, Floating-point Digital Signal Processors
TMS320C6712GFN100 ti TMS320C6712, Floating-point Digital Signal Processor
TMS320C6713 Floating-point Digital Signal Processor.<<<>>>the TMS320C67x DSPS (including The TMS320C6713 And TMS320C6713B Devices) Compose The Floating-point DSP Generation in The TMS320C6000 DSP Platform. The C6713
TMS320C6713-150
TMS320C6713BGDP225 Floating-point Digital Signal Processor.<<<>>>the TMS320C67x DSPS (including The TMS320C6713 And TMS320C6713B Devices) Compose The Floating-point DSP Generation in The TMS320C6000 DSP Platform. The C6713
TMS320C6713GDP225 ti TMS320C6713, Floating-point Digital Signal Processor
TMS320C6713GDPA200 Floating-point Digital Signal Processor.<<<>>>the TMS320C67x DSPS (including The TMS320C6713 And TMS320C6713B Devices) Compose The Floating-point DSP Generation in The TMS320C6000 DSP Platform. The C6713
TMS320C6713GDPA200 ti TMS320C6713, Floating-point Digital Signal Processor
TMS320C6713PYP200 Floating-point Digital Signal Processor.<<<>>>the TMS320C67x DSPS (including The TMS320C6713 And TMS320C6713B Devices) Compose The Floating-point DSP Generation in The TMS320C6000 DSP Platform. The C6713
TMS320C6713PYP200 ti TMS320C6713, Floating-point Digital Signal Processor
TMS320C80 Digital Signal Processor
TMS320C80GF ti TMS320C80, Multimedia Video Processor
TMS320C82 Digital Signal Processor
TMS320C82GGP50 ti TMS320C82, Multimedia Video Processor
TMS320DM640 Video/imaging Fixed-point Digital Signal Processor<<<>>>high-performance Digital Media Processor (TMS320DM641/TMS320DM640) <<<>>>2.5-, 2-, 1.67-ns Instruction Cycle Time <<<>>>400-, 500-, 600-MHz Clock
TMS320DM640 Video/imaging Fixed-point Digital Signal Processor<<<>>>the TMS320C64x TMS320DM640 Devices) Are The Highest-performance Fixed-point DSP Generation in The TMS320C6000 DSP Platform. The TMS320DM641 And TMS320DM640
TMS320DM640GDK400 Video/imaging Fixed-point Digital Signal Processor<<<>>>high-performance Digital Media Processor (TMS320DM641/TMS320DM640) <<<>>>2.5-, 2-, 1.67-ns Instruction Cycle Time <<<>>>400-, 500-, 600-MHz Clock
TMS320DM640GDK400 Video/imaging Fixed-point Digital Signal Processor<<<>>>the TMS320C64x TMS320DM640 Devices) Are The Highest-performance Fixed-point DSP Generation in The TMS320C6000 DSP Platform. The TMS320DM641 And TMS320DM640
TMS320DM640GNZ400 Video/imaging Fixed-point Digital Signal Processor<<<>>>high-performance Digital Media Processor (TMS320DM641/TMS320DM640) <<<>>>2.5-, 2-, 1.67-ns Instruction Cycle Time <<<>>>400-, 500-, 600-MHz Clock
TMS320DM640GNZ400 Video/imaging Fixed-point Digital Signal Processor<<<>>>the TMS320C64x TMS320DM640 Devices) Are The Highest-performance Fixed-point DSP Generation in The TMS320C6000 DSP Platform. The TMS320DM641 And TMS320DM640
Same catergory

5962-9205803MXA : TMS320 Family->TMS320C3X Floating Point DSP. ti SMJ320C31, Digital Signal Processor.

ADMC300 : 80-Lead Mixed Signal DSP With 5, 16-bit Sigma-delta ADCs. TARGET APPLICATIONS Industrial Drives, Servo Drives, Variable Speed Drives, Electric Vehicles 25 MIPS Fixed-Point DSP Core Single Cycle Instruction Execution (40 ns) ADSP-2100 Family Code Compatible Independent Computational Units ALU Multiplier/Accumulator Barrel Shifter Multifunction Instructions Single Cycle Context Switch Powerful Program Sequencer.

ADSP-2101 : 16-bit, 25 Mips, 5v, 2 Serial Ports. SUMMARY 16-Bit Fixed-Point DSP Microprocessors with On-Chip Memory Enhanced Harvard Architecture for Three-Bus Performance: Instruction Bus & Dual Data Buses Independent Computation Units: ALU, Multiplier/ Accumulator, and Shifter Single-Cycle Instruction Execution & Multifunction Instructions On-Chip Program Memory RAM or ROM & Data Memory RAM Integrated.

dsPIC30F6011 : High Performance Digital Signal Controllershigh Performance Modified Risc CPU: Modified Harvard Architecture C Compiler Optimized Instruction Set Architecture Flexible Addressing Modes 84 Base Instructions 24-bit Wide Instructions, 16-bit Wide Data Path up to 144 Kbytes On-chip Flash Program Space up to 48K Instruction Words up to 8 Kbytes of On-chip.

HSP45102 : DSP Block. 12-Bit Nco 28 Soic, 40MHz, Comm. The Intersil HSP45102 is Numerically Controlled Oscillator (NCO12) with 32-bit frequency resolution and 12-bit output. With over 69dB of spurious free dynamic range and worst case frequency resolution of 0.009Hz, the NCO12 provides significant accuracy for frequency synthesis solutions at a competitive price. The frequency to be generated is selected.

LC72720YV : . The LC72720Y and LC72720YV are single-chip system ICs that implement the signal processing required by the European Broadcasting Union RDS (Radio Data System) standard and by the US NRSC (National Radio System Committee) RDBS (Radio Broadcast Data System) standard. These ICs include band-pass filter, demodulator, synchronization, and error correction.

TMP320C40KGDL60C : TMS320 Family->TMS320C4X Floating Point DSP. ti TMP320C40KGDC, Floating-point Digital Signal Processors KGD.

TMS320C25 : 320 Family. Fixed Point DSP. 80-ns Instruction Cycle Time 544 Words of On-Chip Data RAM 4K Words of On-Chip Secure Program EPROM (TMS320E25) 4K Words of On-Chip Program ROM (TMS320C25) 128K Words of Data/Program Space 32-Bit ALU/Accumulator × 16-Bit Multiplier With a 32-Bit Product Block Moves for Data/Program Management Repeat Instructions for Efficient Use of Program Space Serial.

TMS320C32-40 : TMS320 Family. High-Performance Floating-Point DSP V) 33-ns Instruction Cycle Time 330 Million Operations Per Second (MOPS), 60 Million Floating-Point Operations Per Second (MFLOPS), 30 Million Instructions Per Second (MIPS) V) 40-ns Instruction Cycle Time 275 MOPS, 50 MFLOPS, 25 MIPS V) 50-ns Instruction Cycle Time 220 MOPS, 40 MFLOPS, 20 MIPS 32-Bit High-Performance.

TMS320LC541BPZ-66 : TMS320 Family. ti TMS320LC541, Digital Signal Processor. Separate 16-Bit Data Memory Buses and One Program Memory Bus 40-Bit Arithmetic Logic Unit (ALU) Including a 40-Bit Barrel Shifter and Two Independent 40-Bit Accumulators × 17-Bit Parallel Multiplier Coupled a 40-Bit Dedicated Adder for Non-Pipelined Single-Cycle Multiply/Accumulate (MAC) Operation Compare, Select, and Store Unit (CSSU) for the Add/Compare.

TMS320LC542-40 : TMS320 Family. Separate 16-Bit Data Memory Buses and One Program Memory Bus 40-Bit Arithmetic Logic Unit (ALU) Including a 40-Bit Barrel Shifter and Two Independent 40-Bit Accumulators × 17-Bit Parallel Multiplier Coupled a 40-Bit Dedicated Adder for Non-Pipelined Single-Cycle Multiply/Accumulate (MAC) Operation Compare, Select, and Store Unit (CSSU) for the Add/Compare.

TMS320LF2402APGA : TMS320 Family. ti TMS320LF2402A, 16-Bit Fixed-point DSP With Flash. - 25-ns Instruction Cycle Time (40 MHz) - 40-MIPS Performance - Low-Power 3.3-V Design Based on TMS320C2xx DSP CPU Core - Code-Compatible With F243/F241/C242 - Instruction Set and Module Compatible With F240/C240 Flash (LF) and ROM (LC) Device Options LC2404A, LC2402A On-Chip Memory to 32K Words x 16 Bits of Flash EEPROM (4 Sectors) or ROM - Programmable.

TMS320VC54 : 320 Family. Fixed-point Digital Signal Processors. Separate 16-Bit Data Memory Buses and One Program Memory Bus 40-Bit Arithmetic Logic Unit (ALU) Including a 40-Bit Barrel Shifter and Two Independent 40-Bit Accumulators × 17-Bit Parallel Multiplier Coupled a 40-Bit Dedicated Adder for Non-Pipelined Single-Cycle Multiply/Accumulate (MAC) Operation Compare, Select, and Store Unit (CSSU) for the Add/Compare.

MC56F8037 : The 56F8037 is a member of the 56800E core-based family of Digital Signal Controllers (DSCs). It combines, on a single chip, the processing power of a DSP and the functionality of a microcontroller with a flexible set of peripherals to create an extremely cost-effective solution. Because of its low cost, configuration flexibility, and compact program.

MSC8112 : Dual Core Digital Signal Processor •Two StarCore® SC140 DSP extended cores, each with an SC140 DSP core, 224 Kbyte of internal SRAM M1 memory (448 Kbyte total), 16 way 16 Kbyte instruction cache (ICache), four-entry write buffer, external cache support, programmable interrupt controller (PIC), local interrupt controller (LIC), and low-power Wait and Stop.

MC56F8006 : MC56F8006/MC56F8002 Digital Signal Controller The 56F8006/56F8002 is a member of the 56800E core-based family of digital signal controllers (DSCs). It combines, on a single chip, the processing power of a DSP and the functionality of a microcontroller with a flexible set of peripherals to create an extremely cost-effective solution. Because of its low cost,.

 
0-C     D-L     M-R     S-Z