|Category||Communication => Network => TSI (Time Slot Interchange) => TDM/TSI Switches, Integrated DPLL|
|Title||TDM/TSI Switches, Integrated DPLL|
|Description||Description = Flexible 512 Channel TDM Digital Switch With Enhanced DPLL ;; Package Type = LQFP ;; No. Of Pins = 160|
|Datasheet||Download ZL50010 datasheet
512 channel x 512 channel non-blocking switch at 2.048 Mbps, 4.096 Mbps or 8.192 Mbps operation Rate conversion between the ST-BUS inputs and ST-BUS outputs Integrated Digital Phase-Locked Loop (DPLL) meets Telcordia GR-1244-CORE Stratum 4 enhanced specifications DPLL provides automatic reference switching, jitter attenuation, holdover and free run functions Per-stream ST-BUS input with data rate selection of 2.048 Mbps, 4.096 Mbps or 8.192 Mbps Per-stream ST-BUS output with data rate selection of 2.048 Mbps, 4.096 Mbps or 8.192 Mbps; the output data rate can be different than the input data rate Per-stream high impedance control output for every ST-BUS output with fractional bit advancement Per-stream input channel and input bit delay programming with fractional bit delay Ordering Information ZL50010/QCC 160 Pin LQFP ZL50010/GDC 144 Ball LBGA +85° C
Per-stream output channel and output bit delay programming with fractional bit advancement Multiple frame pulse outputs and reference clock outputs Per-channel constant throughput delay Per-channel high impedance output control Per-channel message mode Per-channel Pseudo Random Bit Sequence (PRBS) pattern generation and bit error detection Control interface compatible to Motorola nonmultiplexed CPUs Connection memory block programming capability IEEE-1149.1 (JTAG) test port 3.3 V I/O with 5 V tolerant input
Figure - ZL50010 Functional Block Diagram Zarlink Semiconductor US Patent No. 5,602,884, UK Patent No. 0772912, France Brevete S.G.D.G. 0772912; Germany DBP No. 69502724.7-08 1
Zarlink Semiconductor Inc. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2003, Zarlink Semiconductor Inc. All Rights Reserved.Applications
Small and medium digital switching platforms Access Servers Time Division Multiplexers Computer Telephony Integration Digital Loop CarriersDescription
The device has 16 ST-BUS inputs (STi0-15) and 16 ST-BUS outputs is a non-blocking digital switch with 512 64 kbps channels and performs rate conversion between the ST-BUS inputs and ST-BUS outputs. The ST-BUS inputs accept serial input data streams with the data rate of 2.048 Mbps, 4.096 Mbps or 8.192 Mbps on a per-stream basis. The ST-BUS outputs deliver serial output data streams with the data rate of 2.048 Mbps, 4.096 Mbps or 8.192 Mbps on a per-stream basis. The device also provides 16 high impedance control outputs (STOHZ 0-15) to support the use of external high impedance control buffers. The ZL50010 has features that are programmable on a per-stream or per-channel basis including message mode, input bit delay, output bit advancement, constant throughput delay and high impedance output control. The on-chip DPLL meets Telcordia GR-1244-CORE Stratum 4 enhanced specifications (Stratum 4E). It accepts two dedicated timing reference inputs at either 8 kHz, 1.544 MHz or 2.048 MHz. Alternatively, one reference can be replaced by an internal 8 kHz signal derived from the ST-BUS input frame boundary. The DPLL provides automatic reference switching, jitter attenuation, holdover and free run functions. It can be used as a system's ST-BUS timing source which is synchronized to the network. The DPLL can also be bypassed so that the device operates under system timing.
Features. 1 Applications. 2 Description. 2 1.0 Device Overview. 15 2.0 Functional Description. 15 2.1 ST-BUS Input Data Rate and Input Timing. 15 2.1.1 ST-BUS Input Operation Mode. 15 2.1.2 Frame Pulse Input and Clock Input Timing. 15 2.1.3 ST-BUS Input Timing. 17 2.2 ST-BUS Output Data Rate and Output Timing. 18 2.2.1 ST-BUS Output Operation Mode. 18 2.2.2 Frame Pulse Output and Clock Output Timing. 18 2.2.3 ST-BUS Output Timing. 21 2.3 Serial Data Input Delay and Serial Data Output Offset. 22 2.3.1 Input Channel Delay Programming. 22 2.3.2 Input Bit Delay Programming. 22 2.3.3 Fractional Input Bit Delay Programming. 23 2.3.4 Output Channel Delay Programming. 23 2.3.5 Output Bit Delay Programming. 24 2.3.6 Fractional Output Bit Advancement Programming. 24 2.3.7 External High Impedance Control, STOHZ 25 2.4 Data Delay Through The Switching Paths. 26 2.5 Connection Memory Description. 28 2.5.1 Connection Memory Block Programming. 28 2.6 Bit Error Rate (BER) Test. 29 2.7 Quadrant frame programming. 30 2.8 Microprocessor Port. 31 2.9 Digital Phase-Locked Loop (DPLL) Operation. 31 2.9.1 DPLL Master Mode. 32 126.96.36.199 Master Mode Reference Inputs. 32 188.8.131.52 Master Mode Reference Switching. 33 184.108.40.206 DPLL Status Reporting. 33 220.127.116.11 Master Mode Output Offset Adjustment. 33 2.9.2 DPLL Freerun Mode. 34 2.9.3 DPLL Bypass Mode. 34 2.10 DPLL Functional Description. 35 2.10.1 CKi/FPi Synchronizer and PRI_REF Select Mux Circuits. 35 2.10.2 Reference Select and Frequency Mode Mux Circuits. 36 2.10.3 Skew Control Circuit. 36 2.10.4 Reference Monitor Circuit. 36 2.10.5 LOS Control Circuit. 37 2.10.6 State Machine Circuit. 37 2.10.7 Maximum Time Interval Error (MTIE) Circuit. 38 2.10.8 Phase-Locked Loop (PLL) Circuit. 38 2.11 DPLL Performance. 40 2.11.1 Intrinsic Jitter. 40 2.11.2 Jitter Tolerance. 40 2.11.3 Jitter Transfer. 40 2.11.4 Frequency Accuracy. 40 2.11.5 Holdover Accuracy. 42 2.11.6 Locking Range. 42 2.11.7 Phase Slope. 42
|Related products with the same datasheet|
|Some Part number from the same manufacture Zarlink Semiconductor|
|ZL50010QCC Description = Flexible 512 Channel TDM Digital Switch With Enhanced DPLL ;; Package Type = LQFP ;; No. Of Pins = 160|
|ZL50011 Description = Flexible 512 Channel TDM Digital Switch With DPLL ;; Package Type = LQFP ;; No. Of Pins = 160|
|ZL50012 Description = Flexible 512 Channel TDM Digital Switch ;; Package Type = LQFP ;; No. Of Pins = 160|
|ZL50015 Enhanced 1 K Channel TDM Switch With Stratum 4E DPLL|
|ZL50016 Enhanced 1 K Channel TDM Switch With Rate Conversion|
|ZL50017 1024 X 1024 Channels Selectable Rate (2, 4, 8 Mbps) Non-blocking TDM Switch|
|ZL50018 Enhanced 2 K Channel TDM Switch With Stratum 3 DPLL|
|ZL50019 Enhanced 2 K Channel TDM Switch With Stratum 4E DPLL|
|ZL50020 Enhanced 2 K Channel TDM Switch With Rate Conversion|
|ZL50021 Enhanced 4 K Channel TDM Switch With Stratum 3 DPLL|
|ZL50022 Enhanced 4 K Channel TDM Switch With Stratum 4E DPLL|
|ZL50023 Enhanced 4 K Channel TDM Switch With Rate Conversion|
|ZL50030 Flexible 4 K X 2 K Channel Digital Switch With H.110 Interface, 32 Bi-directional Backplane Streams And 16 Bi-directional Local Streams|
|ZL50050 8 K Channel Digital Switch With High Jitter Tolerance, Per Stream Rate Conversion (2, 4, 8, 16 or 32 Mbps), 32 Input And 32 Output ...|
|ZL50050GAC Description = ;; Package Type = Bga ;; No. Of Pins = 196|
|ZL50051 8 K Channel Digital Switch With High Jitter Tolerance, Single Rate (8 or 16 Mbps) And 64 Input And 64 Output Streams|
|ZL50052 8 K Channel Digital Switch With High Jitter Tolerance, Single Rate (32 Mbps) And 16 Input And 16 Output Streams|
|ZL50053 8 K Channel Digital Switch With High Jitter Tolerance, Single Rate (8 or 16 Mbps) And 64 Input And 64 Output Streams|
|ZL50057 12 K Channel Digital Switch With High Jitter Tolerance, Per Stream Rate Conversion (2, 4, 8, 16 or 32 Mbps), 48 Input And 48 Output ...|
|ZL50057GAC Description = ;; Package Type = Bga ;; No. Of Pins = 272|
|ZL50058 12 K Channel Digital Switch With High Jitter Tolerance, Per Stream Rate Conversion (2, 4, 8, 16 or 32 Mbps), 48 Input And 48 Output ...|
DP83891 : Transceiver/Repeater. Gig Phyter 10/100/1000m. The DP83891 is the first fully integrated, feature rich Physi- s Fully integrated 10BASE-T,100BASE-TX and cal Layer transceiver with integrated PMD sublayers to sup1000BASE-T capable port 10BASE-T,100BASE-TX and 1000BASE-T Ethernet s Single Quad TX-Transformer interface for all speeds protocols. It operates on existing CAT5 cables which s Fully compliant.
FU-636SDF-EV1M68_75 : WDM->CWDM. 622Mb/s Uncooled Dfb, Coaxial, ISOlator, Cwdm, 8ch, Wavelength=1470-1610nm, Output Power=2mW.
HCC40182B : Look-ahead Carry Generator. GENERATES HIGH-SPEED CARRY ACROSS FOUR ADDERS OF ADDER GROUPS HIGH-SPEED OPERATIONAL : tPHL = tPLH = 100ns (typ.) @ VDD = 10V CASCADABLE FOR FAST CARRIES OVER N BITS DESIGNED FOR USE WITH HCC/HCF40181B ALU STANDARDIZED, SYMMETRICAL OUTPUT CHARACTERISTICS QUIESCENT CURRENT SPECIFIED AT 20V FOR HCC DEVICE 5V, 10V, AND 15V PARAMETRIC RATINGS INPUT CURRENT.
HFBR-5104 : Fddi, 100 MBPS Atm, And Fast Ethernet Transceivers in Low Cost 1x9 Package Style.
M68762SH : RF Power Module For 470-512MHz, 12.5V, 30W FM Mobile Radio.
MB1502H : Low Power Serial Input PLL Synthesizer With 1.1 GHZ Prescaler. LOW POWER SERIAL INPUT PLL SYNTHESIZER WITH 1.1 GHz PRESCALER The Fujitsu MB1502/MB1502H, utilizing Bi-CMOS technology, are single chip serial input PLL synthesizers with pulse-swallow function. Each MB1502/MB1502H contains a 1.1GHz two modulus prescaler that can select of either or 128/129 divide ratio, control signal generator, 16-bit shift register,.
MC145192DT : Low-voltage 1.1 GHZ PLL Frequency Synthesizer. The is a lowvoltage singlepackage synthesizer with serial interface capable of direct usage to 1.1 GHz. A special architecture makes this PLL very easy to program because a byteoriented format is utilized. Due to the patented BitGrabberTM registers, no address/steering bits are required for random access of the three registers. Thus, tuning can be accomplished.
MF1105-1 : Filter For The if Circuit of GSM Hand Held. Item Center Fraquency (f0) Bandwidth (f0-3 dB) Insertion Loss at f0 Pass Band Ripple Group Delay Ripple Frequency range 246.0 MHz 246.0 MHz ± 110 kHz ± 110 kHz f0 21.6 MHz f0 10.8 MHz 1.2 MHz 0.7 MHz 0.6 MHz This SAW filter for the IF filter circuit of GSM hand held 1. SMD package insures small size, lightweight. 2. Adjustment free. 3. Low insertion.
PAC680FRPIQ24R : P/active 1% Tolerance Precision ISOlated Series Termination Network.
PM73123 : ATM Adaptation Layer. 8 Link Ces/dbces Aal1 Sar. 8 LINK CES/DBCES ATM ADAPTATION LAYER 1 (AAL1) SEGMENTATION AND REASSEMBLY PROCESSOR PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS' INTERNAL USE REVISION HISTORY Issue No. 1 2 Issue Date January 2000 August 2001 Details of Change Document created. Updated with additional detail and clarification. BLOCK DIAGRAM 31 32 PIN DIAGRAM.
TNETX4090GGP : Broadband/Networking Components. ti TNETX4090, 0/8/1 Ethernet Thunderswitch ii.
W6691 : TE, Lt-s And Lt-t Mode S/t Controller With uc Interface, Three Hdlcs, Gci And Pcm, LQFP 48.
XR16L2552 : 2.5V 3.3V And 5V Duart With 16-Byte Fifo And Powersave. The is a dual universal asynchronous receiver and transmitter (UART) with 5 volt tolerant inputs. The is an improved version of the ST16C2552 UART with lower operating voltages and 5 volt tolerant inputs. The L2552 provides enhanced UART functions with 16 byte TX and RX FIFOs, automatic hardware (RTS/CTS) and software (Xon/Xoff) flow control, and a complete.
ZT5085 : Broadband & Access. Networking & Communications - Compute Boards & Platforms - CompactPCI* Platforms - Intel Netstructure ZT 5085.