Details, datasheet, quote on part number: ZL50111
PartZL50111
CategoryCommunication => Network => Ethernet/DS1/E1 (T1/E1)
Description1024 Channel (32 T1/E1) Circuit Emulation Services over Packet Processor
The ZL50111 is a highly functional TDM to Packet bridging device that provides structured and unstructured circuit emulation services (CES) for T1/E1 streams across a packet network based on Ethernet technology. The ZL50111 is capable of assembling user-defined packets of TDM traffic from the TDM access interface and transmitting them from the Ethernet interfaces using a variety of protocols such as Ethernet VLAN's, IP (both versions 4 and 6) and MPLS. The device also supports four different classes of service on packet egress, allowing priority treatment of TDM-based traffic. The circuit emulation features in the ZL50111 comply with the relevant standards currently being developed within the IETF's PWE3 working group. The ZL50111 incorporates a range of powerful clock recovery mechanisms and sufficient on-chip memory that external memory is not required in most applications. This reduces system costs and simplifies the design.

Features
1024 bi-directional 64 kbps channels in structured, synchronous CES
32 T1/E1 or 2 T3/E3 unstructured, asynchronous CES, with integral per stream clock recovery
Interface either directly to LIU, via a framer, or via a TDM backplane
Dual reference Stratum 3, 4 and 4E PLL for synchronous operation
3 x 100 Mbps MII or Dual Redundant 1000 Mbps GMII/PCS(TBI) Ethernet Interfaces
Flexible 32 bit host CPU interface (Motorola PowerQUICC™ II compatible)
On-chip packet memory for self-contained operation, with buffer depths of over 16 ms
Flexible, multi-protocol packet encapsulation
Packet sequencing to allow lost packet detection
Four classes of service with programmable priority mechanisms (WFQ and SP)
Classification of incoming packets at layers 2, 3, 4, and 5
Typical Applications
Leased Line support over packet network
Multi-Tenant Unit access concentration
Packet switched backplane applications
TDM backplane extension / expansion
CompanyZarlink Semiconductor
DatasheetDownload ZL50111 datasheet
Quote
Find where to buy
 
  

 

Features, Applications

General Circuit Emulation Services over Packet (CESoP) transport for MPLS, IP and Ethernet networks On chip timing & synchronization recovery across a packet network Grooming capability for Nx64 Kbps trunking Ordering Information ZL50114GAG 552 PBGA 552 PBGA 552 PBGA

to +85°C Network Interfaces x 100 Mbps MII Fast Ethernet or Dual Redundant 1000 Mbps GMII/TBI Interfaces

Circuit Emulation Services Complies with ITU-T recommendation Y.1413 Complies with IETF PWE3 draft standards for CESoPSN and SAToP Complies with CES draft IAs for MEF and MFA Structured, synchronous CES Unstructured, asynchronous CES, with integral per stream clock recovery

System Interfaces Flexible 32 bit host CPU interface (Motorola PowerQUICCTM compatible) On-chip packet memory for self-contained operation, with buffer depths of over to 8 Mbytes of off-chip packet memory, supporting buffer depths of over 128 ms

TDM Interfaces 1 STS-1 ports H.110, H-MVIP, ST-BUS backplanes to 1024 bi-directional 64 Kbps channels Direct connection to LIUs, framers, backplanes Dual reference Stratum 3, 4 and 4E DPLL for synchronous operation

Packet Processing Functions Flexible, multi-protocol packet encapsulation including IPv4, IPv6, RTP, MPLS, L2TPv3, ITU-T Y.1413., IETF CESoPSN, IETF SAToP and user programmable Packet re-sequencing to allow lost packet detection

PW, RTP, UDP, IPv4, IPv6, MPLS, ECID, VLAN, User Defined, Others

(Jitter Buffer Compensation for ms of Packet Delay Variation) Dual Reference Stratum 3 DPLL Host Processor Interface External Memory Interface (optional)

Zarlink Semiconductor Inc. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2003-2004, Zarlink Semiconductor Inc. All Rights Reserved.

Triple 100 Mbps MII Fast Ethernet or Dual Redudnat 1000 Mbps GMII/ TBI Gigabit Ethernet

Flexible classification of incoming packets at layers 3, 4, and 5 Supports to 128 separate CES connections across the Packet Switched Network

Four classes of service with programmable priority mechanisms (WFQ and SP) using egress queues
Applications

Circuit Emulation Services over Packet Networks Leased Line support over packet networks Multi-Tenant Unit access concentration TDM over Cable Fibre To The Premises G/E-PON Layer 2 VPN services

Customer-premise and Provider Edge Routers and Switches Packet switched backplane applications
Description

The ZL50110/11/14 family of CESoP processors are highly functional TDM to Packet bridging devices. The ZL50110/11/14 provides both structured and unstructured circuit emulation services (CES) for 32 E1 and 8 J2 streams across a packet network based on MPLS, IP or Ethernet. The ZL50111 also supports unstructured T3, E3 and STS-1 streams. The circuit emulation features in the ZL50110/11/14 family comply with the ITU Recommendation Y.1413, as well as the emerging CES standards from the Metro Ethernet Forum (MEF) and MPLS and Frame Relay Alliance (MFA). The ZL50110/11/14 also complies with the standards currently being developed within the IETF's PWE3 working group, listed below. Structure-Agnostic TDM over Packet (SAToP) - draft-ietf-pwe3-satop Structure-aware TDM Circuit Emulation Service over Packet Switched Network (CESoPSN) - draft-ietfpwe3-cesopsn

The ZL50110/11/14 provides either triple 100 Mbps MII ports or dual redundanct 1000 Mbps GMII/TBI ports. The ZL50110/11/14 incorporates a range of powerful clock recovery mechanisms for each TDM stream, allowing the frequency of the source clock to be faithfully generated at the destination, enabling greater system performance and quality. Timing is carried using RTP or similar protocols, and both adaptive and differential clock recovery schemes are included, allowing the customer to choose the correct scheme for the application. An externally supplied clock may also be used to drive the TDM interface of the ZL50110/11/14. The ZL50110/11/14 incur very low latency for the data flow, thereby increasing QoS when carrying voice services across the Packet Switched Network. Voice, when carried using CESoP, which typically has latencies of less than 10 ms, does not require expensive processing such as compression and echo cancellation. The ZL50110/11/14 is capable of assembling user-defined packets of TDM traffic from the TDM interface and transmitting them out the packet interfaces using a variety of protocols. The ZL50110/11/14 supports a range of different packet switched networks, including Ethernet VLANs, IP (both versions 4 and 6) and MPLS. The devices also supports four different classes of service on packet egress, allowing priority treatment of TDM-based traffic. This can be used to help minimize latency variation in the TDM data. Packets received from the packet interfaces are parsed to determine the egress destination, and are appropriately queued to the TDM interface, they can also be forwarded to the host interface, or back toward the packet interface. Packets queued to the TDM interface can be re-ordered based on sequence number, and lost packets filled in to maintain timing integrity. The ZL50110/11/14 family includes sufficient on-chip memory that external memory is not required in most applications. This reduces system costs and simplifies the design. For applications that do require more memory (e.g., high stream count or high latency), the device supports to 8 Mbytes of SSRAM. A comprehensive evaluation system is available upon request from your local Zarlink representative or distributor. This system includes the CESoP processor, various TDM interfaces and a fully featured evaluation software GUI that will run on a Windows PC.


 

Related products with the same datasheet
ZL50110GAG
ZL50111GAG
ZL50114GAG
Some Part number from the same manufacture Zarlink Semiconductor
ZL50110GAG 1024 Channel (32 T1/E1) Circuit Emulation Services over Packet ProcessorThe ZL50111 is a highly functional TDM to Packet bridging device that provides structured and unstructured circuit emulation services
ZL50120 128 Channel CESoP Processor with dual Ethernet interfaceThe ZL50120 CESoP processor is a highly functional TDM to Packet bridging device providing both structured and unstructured circuit emulation
ZL30108 SONET/SDH Network Interface DPLLThe ZL30108 SONET/SDH network interface digital phase-locked loop (DPLL) provides timing and synchronization for SONET/SDH network interface cards.Features Supports
ZL50115 32 Channel (1 T1/E1) CESoP Processor with single Ethernet interfaceThe ZL50115 CESoP processor is a highly functional TDM to Packet bridging device providing both structured and unstructured circuit
SL2610 Wide Dynamic Range Image Reject MOPLL The SL2610 is a multi band RF mixer oscillator with image reject and on-board frequency synthesizer. It is intended primarily for application in all band terrestrial
MVTX2804 Managed 8-Port Gigabit Ethernet SwitchThe MVTX2804 supports up to 64 K MAC addresses to aggregate traffic from multiple wiring closet stacks. The centralized shared-memory architecture allows a very
ZL10310 "DVB-T On-a-Chip" Digital Television System-on-a-Chip Processor with Integrated COFDM DemodulatorZarlink Semiconductor has responded to market demand by integrating its key DVB-TTM compliant COFDM
ZL10353 Fully Compliant NorDig Unified COFDM Digital Terrestrial TV (DTV) DemodulatorThe ZL10353 is Zarlink’s superior fourth-generation ETSI ETS300 744 COFDM terrestrial demodulator. It is the first demodulator
ZL50402 Managed 2-Port Fast Ethernet + 1 G Ethernet Switch The ZL50402 is a low density, low cost, high performance, non-blocking Ethernet switch. A single chip provides 2 ports at 10/100 Mbps, 1 port at 1 Gbps
PI6C4500 high performance frequency multipliers that integrate Analog Phase-Locked Loop (PLL) techniques. The devices use a standard fundamental mode, inexpensive crystal to produce output clocks from 160MHz up to 200MHz.
PI6C4511
PI6C4512
ZL10039 Digital Satellite Tuner with RF BypassThe ZL10039 is a fully integrated direct conversion tuner for digital satellite receiver systems, targeted primarily at free-to-air DVB-S receivers where high sensitivity
ZL10313 Satellite Channel Demodulator The ZL10313 is a QPSK/BPSK 1 - 45 MSps demodulator and channel decoder for digital satellite television transmissions to the European Broadcast Union ETS 300 421 specification.
ZL10355 Nordig Unified DVB-T COFDM Terrestrial Demodulator for PC-TV and Hand-held Digital TV (DTV) The ZL10355 is a superior fourth generation fully compliant ETSI ETS300 744 COFDM demodulator that exceeds,
ZL38002 Low-Voltage Acoustic Echo Canceller with Noise ReductionThe ZL38002 device is comprised of an acoustic echo canceller and the necessary control functions for operation. The ZL38002 guarantees clear signal
ZL10354 Diversity Enabled Nordig Unified DVB-T COFDM Terrestrial Demodulator for PC-TV and Hand-held Digital TV (DTV) The ZL10354 is a superior fourth generation fully compliant ETSI ETS300 744 COFDM demodulator
ZL10037 Digital Satellite Tuner with RF Bypass The ZL10037 is a fully integrated direct conversion tuner for digital satellite receiver systems. It provides excellent immunity to composite undesired channels.
ZL10210 DVB-C Cable Channel DemodulatorThe ZL10210 is a DVB-C and ITU-T annex A/C QAM demodulator. This low power cable demodulator includes standard Zarlink features of auto signal acquisition, fast blind-scan
ZL38003 AEC with Noise Reduction & Codecs for Digital Hands-Free Communication The ZL38003 is an Acoustic Echo Canceller (AEC) with dual codec. The ZL38003 provides 127 ms of acoustic echo cancellation, which
ZL30109 DS1/E1 System Synchronizer with 19.44 MHz OutputThe ZL30109 DS1/E1 System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization for multi-trunk DS1 and E1 transmission
Same catergory

CYV15G0401DXB : Video (SMPTE) PHYS Quad Channel Transceiver For 195 to 1500 Mbaud Serial Signaling Rate Aggregate Throughput of 12 Gbits/second Second-generation Hotlink Technology Compliant to Multiple Standards ESCON, DVB-ASI, Fibre Channel And Gigabit Ethernet (IEEE802.3z) CYV15G0401DXB Also Compliant to Smpte 259M And Smpte 292M 8B/10B Encoded or 10-bit Unencoded.

DS21Q348N : 3.3v E1/t1/j1 Line Interface. Complete or J1 line interface unit (LIU) Supports both long-haul and short-haul trunks Internal software-selectable receive-side termination for 75/100/120W 3.3V power supply or 128-bit crystal-less jitter attenuator requires only a 2.048MHz master clock for both E1 and T1 with option to use 1.544MHz for T1 Generates the appropriate line build-outs,.

DS8907 : AM/FM Digital Phase-locked Loop Frequency Synthesizer. The is a PLL synthesizer designed specifically for use AM FM radios It contains the reference oscillator a phase comparator a charge pump a 120 MHz ECL I2L dual modulus programmable divider and an 18-bit shift register latch for serial data entry The device is designed to operate with a serial data controller generating the necessary division codes.

LC72707E : FM Multiplex Receiver ic Supporting All Worldwide Standart.

M57714L : 400-420MHz, 12.5V, 7W FM Mobile Radio.

M6770HC : Module->500 MHz. RF Power Module, 896-941mhz, 12.5v, 20w, FM Mobile Radio.

MC141502D : Tone Operated Switch.

MC2833 : Low Power FM Transmitter System. is a one­chip FM transmitter subsystem designed for cordless telephone and FM communication equipment. It includes a microphone amplifier, voltage controlled oscillator and two auxiliary transistors. Wide Range of Operating Supply Voltage (2.8­9.0 V) Low Drain Current (ICC 2.9 mA Typ) Low Number of External Parts Required ­ 30 dBm Power Output to 60 MHz Using.

MF1090S-1 : Saw Filter For E-gsm Mobile Telephone (925-958MHz). This SAW filter for the receiving RF circuit of E-GSM mobile communication equipment operating at 925 MHz ~ 958 MHz. 1. SMD package insures small size, lightweight. 2. Adjustment free. 3. Low insertion loss and high stop band attenuation. 4. Wide and sharp passband characteristics. 5. High stability and reliability. 6. Designed for reflow solderings.

MT90502 : Multi-channel AAL2 Sar. AAL2 Segmentation Reassembly device capable of simultaneously processing to 1023 active CIDs (AAL2 Channel Identifier) and 1023 active VCs (Virtual Circuits). Support for to 255 CIDs per VC. Maximum of 1023 CIDs. Implements AAL2 Common Part Sub-layer (CPS) functions specified in ITU I.363.2. Implements AAL2 Service Specific Convergence Sub-layer (SSCS).

PM73124 : ATM Adaptation Layer. 4 Link Ces/dbces Aal1 Sar. Supports four structured/unstructured or E1 links, or one unstructured or STS-1/STM-0 link over an AAL1 CBR ATM network. Compliant with ATM Forum's CES (AFVTOA-0078), and ITU-T I.363.1. Supports to 128 VCs. Supports x 64 (consecutive channels) and x 64 (nonconsecutive channels) structured data format with channel associated signaling (CAS) support.

PM7350 : ATM Backplane. Dual Serial Link, PHY Multiplexer. Integrated analog/digital device that interfaces a UTOPIA L2 bus to a serial backplane with optional 1:1 protection using high speed Low Voltage Differential Signal (LVDS) serial links. For framers or modems without UTOPIA bus interfaces: optionally provides cell delineation (I.432) across 16 clock and data (bit serial) interfaces. Interworks with PM7351.

SLE66C640P : Security & Chip Card Ics. 16-Bit Security Controller with Memory Management and Protection Unit 0.22 µm CMOS Technology 136-Kbytes ROM, 4352 bytes RAM, 64-Kbytes EEPROM This document contains preliminary information on a new product under development. Details are subject to change without notice. Revision History: Current Version 08.01 Previous Releases: Page Subjects (changes.

T7570 : PCM Line Card->Codec. Programmable PCM Codec With Hybrid-balance Filter.

THBTXXX11D : Tripolar Overvoltage Protection For Telecom Line. BIDIRECTIONAL CROWBAR PROTECTION BETWEEN TIP AND GND, RING AND GND AND BETWEEN TIP AND RING. PEAK PULSE CURRENT : IPP = 30A for 10/1000µs surge. HOLDING CURRENT = 150mA. AVAILABLEIN SO8 PACKAGES. LOW DYNAMIC BREAKOVER VOLTAGE. Dedicated to telecommunication equipment protection, these devices provide a triple bidirectional protection function. They.

TRF1020 : TDMA. GSM Receiver. Operates from 3.5 V Supply Low Current Consumption Low Profile Package: 48-pin Plastic Quad Flat Package (PQFP) Global System for Mobile Communications (GSM), Class or 5 Mobile Station (MS) Portable Cellular Telephone Applications Conversion from Radio Frequency (RF) to I and Q Baseband on a Single Chip Independent Powerdown of Low Noise Amplifiers.

µPD98404 : . The is an LSI for ATM applications, which can be used in ATM adapter boards for connecting PCs or workstations to an ATM network and can also be used in ATM hubs and ATM switches. This LSI provides the TC sub-layer functions in the SONET/SDH-base physical layer within the ATM protocol defined by the ATM Forum's UNI3.1 recommendations. This product's.

 
0-C     D-L     M-R     S-Z