|Category||Communication => Network => Switches|
|Description||Lightly Managed/Unmanaged 9-Port Fast Ethernet Switch
The ZL50400 is a low density, low cost, high performance, non-blocking Ethernet switch. A single chip provides 9 ports at 10/100 Mbps and a CPU interface for lightly managed and unmanaged switch applications. The ZL50400 supports up to 4 K MAC addresses and port-based Virtual LANs (VLANs). It provides powerful QoS functions for various multimedia and mission-critical applications.
|Datasheet||Download ZL50400 datasheet
Integrated Single-Chip 10/100 Mbps Ethernet Switch Eight 10/100 Mbps auto-negotiating Fast Ethernet (FE) ports with RMII, MII, GPSI, Reverse MII & Reverse GPSI interface options One 10/100 Mbps auto-negotiating port with MII interface option, that can be used as a WAN uplink a 9th port Embedded 2.0 Mbits (256 KBytes) internal memory for control databases and frame data buffer Supports jumbo frames to 4 KBytes CPU access supports the following interface options: Serial interface in lightly managed mode, or in unmanaged mode with optional I2C EEPROM interface Ethernet IEEE 802.3x flow control for full duplex ports, back pressure flow control for half duplex ports Built-in reset logic triggered by system malfunction Built-In Self Test for internal SRAM IEEE-1149.1 (JTAG) test port Ordering Information ZL50400GDG2 208-Ball LBGA 208-Ball LBGA**
L2 switching MAC address self learning, 4 K MAC addresses MAC address table supports unicast MAC address learning Supports the following spanning standards IEEE 802.1D spanning tree IEEE 802.1w rapid spanning tree Supports Ethernet multicasting and broadcasting and flooding controlSupports the following VLAN standards port-based VLAN
Zarlink Semiconductor Inc. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2003-2006, Zarlink Semiconductor Inc. All Rights Reserved.
Search engine classification Classifies packets based on single field - Source and destination L4 logical ports, or - TOS/DS, or - VLAN (IEEE or - Physical port Assigns a transmission priority and drop precedence Packet filtering and security Static address filtering for source and/or destination MAC addresses Static MAC address not subject to aging Secure mode freezes MAC address learning (each port may independently use this mode) IEEE 802.1x access control Port-based priority: VLAN priority in a tagged frame can be overwritten by the priority of port VLAN ID
Two (2) transmission classes for FE ports and four (4) transmission classes for uplink port Scheduling using weighted fair queuing (WFQ) or strict priority (SP) discipline At egress, per-queue weighted random early discard (WRED) with 2 drop precedence levels Configurable WRED thresholds For FE ports, supports ingress and egress rate control Bandwidth rationing, Bandwidth on demand, SLA (Service Level Agreement) Granularity of rate regulation to 16 Kbps Ingress rate regulated using WRED, with 2 drop precedence levels, or flow control Output traffic regulation per class available on uplink port Fully supports Differentiated Services' Expedited and Assured Forwarding (EF and AF) per-hop behaviours Intelligent buffer management Achieves high buffer utilization while ensuring fairness among traffic classes and ports Buffer reservations per class and per source port Failover Features Rapid link failure detection using hardware-generated heartbeat packets link failover in less than 50 ms Supports concentration mode Supports IEEE 802.3ad link aggregation Eight (8) groups to 8 ports per group Supports load sharing among trunk ports based on: - Source port - Source and/or destination MAC address Traffic Mirroring Physical port based (RMII enabled ports only) Source or destination MAC address based MAC address pair based Supports module hot swap on all ports
The is a low density, low cost, high performance, non-blocking Ethernet switch chip. A single chip provides 8 ports at 10/100 Mbps, 1 uplink port at 10/100 Mbps, and a CPU interface for lightly managed and unmanaged switch applications. The chip supports 4 K MAC addresses and port-based Virtual LANs (VLANs). With strict priority and/or WFQ transmission scheduling and WRED dropping schemes, the ZL50400 provides powerful QoS functions for various multimedia and mission-critical applications. The chip provides 2 transmission priorities (4 priorities for uplink port) and 2 levels of dropping precedence. Each packet is assigned a transmission priority and dropping precedence based on the VLAN priority field in a VLAN tagged frame, or the DS/TOS field, or the UDP/TCP logical port fields in IP packets. The ZL50400 recognizes a total of 16 UDP/TCP logical ports, 8 hard-wired and 8 programmable (including one programmable range). The ZL50400 provides the ability to monitor a link, detect a simple link failure, and provide notification of the failure to the CPU. The CPU can then failover that link to an alternate link. The ZL50400 supports to 8 groups of port trunking/load sharing. Each group can contain to 8 ports. Port trunking/load sharing can be used to group ports between interlinked switches to increase the effective network bandwidth. In half-duplex mode, all ports support backpressure flow control, to minimize the risk of losing data during long activity bursts. In full-duplex mode, IEEE 802.3x flow control is provided. The ZL50400 also supports a per-system option to enable flow control for best effort frames, even on QoS-enabled ports. Statistical information for SNMP and the Remote Monitoring Management Information Base (RMON MIB) are collected independently for all ports. Access to these statistical counters/registers is provided via the CPU interface. SNMP Management frames can be received and transmitted via the CPU interface, creating a complete network management solution. The ZL50400 is fabricated using 0.18 micron technology. The ZL50400 is packaged a 208-pin Ball Grid Array package.
|Related products with the same datasheet|
|Some Part number from the same manufacture Zarlink Semiconductor|
|ZL50400GDC Lightly Managed/Unmanaged 9-Port Fast Ethernet Switch The ZL50400 is a low density, low cost, high performance, non-blocking Ethernet switch. A single chip provides 9 ports at 10/100 Mbps and a CPU interface|
|ZL50404 Lightly Managed/Unmanaged 5-Port Fast Ethernet SwitchThe ZL50404 is a low density, low cost, high performance, non-blocking Ethernet switch. A single chip provides 5 ports at 10/100 Mbps and a CPU interface|
|ZL50407 Lightly Managed/Unmanaged 8-Port Fast Ethernet + 1 Gb Ethernet SwitchThe ZL50407 is a low density, low cost, high performance, non-blocking Ethernet switch. A single chip provides 8 ports at 10/100 Mbps,|
|ZL50411 Managed 9-Port Fast Ethernet Switch with Private VLANThe ZL50411 is a low density, low cost, high performance, non-blocking Ethernet switch. A single chip provides 9 ports at 10/100 Mbps and a CPU interface|
|ZL50402 Managed 2-Port Fast Ethernet + 1 G Ethernet SwitchThe ZL50402 is a low density, low cost, high performance, non-blocking Ethernet switch. A single chip provides 2 ports at 10/100 Mbps, 1 port at 1 Gbps|
|ZL30120 SONET/SDH/Ethernet Multi-Rate Line Card Synchronizer Product Status - Production File Download datasheetA full Design Manual is available to qualified customers. To register, please send an email|
|ZL30122 SONET/SDH Low Jitter Line Card SynchronizerThe ZL30122 SONET/SDH Line Card Synchronizer is a highly integrated device that provides timing and synchronization for network interface cards. The DPLL is capable|
|ZL30123 SONET/SDH Low Jitter Line Card Synchronizer The ZL30123 SONET/SDH Line Card Synchronizer is a highly integrated device that provides timing and synchronization for network interface cards. It incorporates|
|ZL38004 Dedicated Voice Processor with Dual Channel Codec The ZL38004 is supported by the ZLS38500 firmware pack for hands-free car kits and the ZLS38501 firmware pack for speakerphone.Features * 100 MHz (200|
|PX5410 he growing use of the Internet and the increasing demand for storage area network (SAN) solutions has created the need for next generation physical layer ICs. In addition the introduction of 4 G Fiber|
|PX5419A he Zarlink PX5419A 12X3 Gbps VCSEL Driver* with ACJTAG is a twelve-channel VCSEL driver designed for various 12x3 Gbps parallel PMD applications. It consists of a DC-coupled amplifier with selectable modulation|
|PX5420 The Zarlink PX5420 optical receiver is a single channel TIA/LA optical receiver designed for various applications to 4.25 Gbps. It consists of a transimpedance amplifier (TIA) and an AC-coupled differential|
|PX5514 The Zarlink PX5514 4x4 Gbps VCSEL Driver is a four-channel VCSEL driver designed for various 4x4 Gbps parallel optics and CWDM PMD applications. It consists of a DC-coupled amplifier with selectable modulation|
|PX5524 The growing use of the Internet has created increasingly higher demand for multi-Gbps I/O performance. The demand for 40+ Gbps WAN bandwidth fuels the growth of short-reach 10 Gbps infrastructures within|
|PX6410 The Zarlink PX6410 10 Gbps serial VCSEL driver is designed for various 10 Gbps PMD applications. It consists of a DC-coupled amplifier with adjustable modulation and bias currents optimized for driving|
|PX6419 The Zarlink PX6419 12X10 Gbps VCSEL Driver* is a 12-channel VCSEL driver designed for various 12x10 Gbps, 120 Gbps parallel optics and CWDM PMD applications. It consists of a DC-coupled amplifier with|
|PX6420 The Primarion® PX6420 10 Gbps receiver is a single channel TIA/LA optical receiver designed for various 10 Gbps PMD applications. It consists of a transimpedance amplifier and an AC-coupled differential|
|PX6514 The Zarlink PX6514 4x10 Gbps VCSEL Driver is a four-channel VCSEL driver designed for various 4x10 Gbps parallel optics and CWDM PMD applications. It consists of a DC-coupled amplifier with selectable|
|PX6524 The transimpedance amplifier is AC-coupled internally to a high-gain, high-bandwidth differential limiting amplifier. The limiting amplifier provides a differential back-terminated CML output that can be used|
|MT90224 The MT90222/223/224 family, are multi-rate inverse multiplexing for ATM (IMA) and transmission convergence (TC) devices that process ATM traffic for transmission over T1/E1, fractional T1/E1 and DSL lines.|
|ZL60038 The ZL60038 is a compact optical receiver designed for 650-nm plastic optical fiber (POF) based optical communication systems with data rates up to 250 Mbps.The optical receiver is assembled in a single|
AD608 : Low Power Mixer/limiter/rssi 3V Receiver if Subsystem. Mixer 15 dBm 1 dB Compression Point 5 dBm 24 dB Conversion Gain >500 MHz Input Bandwidth Logarithmic/Limiting Amplifier 80 dB RSSI Range 3 Phase Stability over 80 dB Range Low Power 3 V Power Consumption CMOS-Compatible Power-Down 300 W typ 200 ns Enable/Disable Time APPLICATIONS PHS, GSM, TDMA, FM, or PM Receivers Battery-Powered Instrumentation.
AFE1115E : DSL Codecs. ti AFE1115, Hdsl/mdsl Analog Front End With Vcxo. q COMPLETE HDSL ANALOG INTERFACE E1, T1 AND MDSL OPERATION q VCXO AND VCXO CONTROL CIRCUITRY q +5V ONLY or 3.3V Digital) q SCALEABLE DATA RATE q 300mW POWER DISSIPATION q 56-PIN SSOP Burr-Brown's Analog Front End greatly reduces the size and cost of an HDSL (High bit rate Digital Subscriber Line) system by providing all of the active analog circuitry.
ANCC-155A : PCS And Wlan Omni Antennas. Light Weight - Slim Profile Patented Printed Circuit Technology Watertight Ultrasonic and O-Ring Sealed Groundplane Independent Stainless Steel Hardware Multiple pigtail lengths, radome colors and connector options available M/A-COM's Omni antennas are vertically polarized collinear arrays utilizing a patented printed circuit technology for the radiating.
APR9301-V2 : Single-chip Voice Recording & Playback Device For Single 20 to 30 Second Message.
BU2630F : . The / BU2630FV are a CMOS LSI with an internal dual PLL synthesizer. VCOs for transmission and reception can be controlled independently, and the reference frequency and main counter settings can also be programmed separately. This product is designed for applications involving cordless telephones and communications equipment worldwide. FApplications.
CXG1106TN : High Power 2x4 Antenna Switch Mmic Withintegrated Control Logic. High Power × 4 Antenna Switch MMIC with Integrated Control Logic The is a high power antenna switch MMIC for PDC 800MHz and 1.5GHz handsets. The CXG1106TN is suited to connect Tx/Rx to one of 4 antennas. The CXG1106TN has on-chip logic circuit for operation with 3 CMOS inputs. The Sony JFET process is used for low insertion loss and low voltage operation.
IDT7M9514 : ATM Physical Interface. Idt79rc64v474 Pci Mezzanine Card. PCI Mezzanine Card (PMC) (IEEE 1386) form factor 7M9510 High performance IDT79RV4640 MIPS Processor 180Mhz, 200MHz CPU speeds supported 50MHz maximum CPU bus frequency 33MHz maximum PCI bus frequency 7M9514 High performance IDT79RC64V474 MIPS Processor 200Mhz, 250Mhz CPU speeds supported 50MHz maximum CPU bus frequency 33MHz maximum PCI bus frequency.
LM567 : Tone Decoder (obsolete). The LM567 and LM567C are general purpose tone decoders designed to provide a saturated transistor switch to ground when an input signal is present within the passband. The circuit consists an I and Q detector driven by a voltage controlled oscillator which determines the center frequency of the decoder. External components are used to independently.
NET1-4130 : Currents Over 100 Amps. Designed to meet the stringent requirements of today's high-speed datacom and telecom circuitry, Power-One's NET1 series is an excellent compact power solution for low-voltage, high-current applications. The NET1's high efficiency is achieved through the use of synchronous rectification and a newly-patented "Soft Transition Forward Converter". The NET1's.
PAC002DTFQT : P/active 1% Tolerance Dual Thevenin Termination Network.
SL5015P : Analog ic , Telephone. The is an noise reduction IC for cordless phone. is a compandor IC that consist of a compressor and an expander. Compandor reduces transmission noise by compressing and transmitting out going signals and expanding received signals. The ICs are designed for minimum requirement of external components and for low voltage operation. Small size is an advantage.
T8502 : PCM Line Card->Codec. Dual PCM Codec With Filters.
UC5172 : Octal Line Driver. Eight Single-Ended Line Drivers in One Package Meets Standards EIA232E/CCITT V.28, and EIA423A/CCITT V.10/X.26 Single External Resistor Controls Slew Rate Wide Supply Voltage Range Tri-State Outputs Output Short-Circuit Protection Low Power Consumption 2kV ESD Protection on all Pins EOS on all Output Pins 35V under all Output Conditions High Current.
uPD98402 : Atm/sonet (sts-3c) Framer. The µPD98402 implements the asynchronous transfer mode (ATM) transmission convergence (TC) sublayer function in conformance with the ATM Forum s. This device allows for the transporting of ATM cells over SONET/SDH networks at the STS-3c/STM-1 rate of 155.52 Mbps. Transmit PMD Interface Receive PMD Serial/ Parallel Conversion Scrambler/ Descrambler Cell.
VIP : Protocol/Control. Single-chip Vlsi Isdn Subscriber Processor. The VLSI ISDN Subscriber Processor (VIP) offers in a single device a powerful programmable engine for ISDN subscriber communications. It includes most of the circuitry required to implement a full featured ISDN terminal, making it the most highly integrated and cost competitive solution. Full static operation 32-bit RISC ARM processor running at 36.8.