Details, datasheet, quote on part number: ZL50409
PartZL50409
CategoryCommunication => Network => Switches
DescriptionManaged 9-Port Fast Ethernet Switch
The ZL50409 is a low density, low cost, high performance, non-blocking Ethernet switch. A single chip provides 9 ports at 10/100 Mbps and a CPU interface for managed and unmanaged switch applications. The ZL50409 supports up to 4K MAC addresses and port-based Virtual LANs (VLANs). It provides powerful QoS functions for various multimedia and mission-critical applications.
CompanyZarlink Semiconductor
DatasheetDownload ZL50409 datasheet
Quote
Find where to buy
 
  

 

Features, Applications

Integrated Single-Chip 10/100 Mbps Ethernet Switch Eight 10/100 Mbps auto-negotiating Fast Ethernet (FE) ports with RMII, MII, GPSI, Reverse MII & Reverse GPSI interface options One 10/100 Mbps auto-negotiating port with MII interface option, that can be used as a WAN uplink a 9th port a 10/100 Mbps Fast Ethernet (FE) CPU port with Reverse MII interface option Embedded 2.0 Mbits (256 KBytes) internal memory for control databases and frame data buffer Supports jumbo frames to 4 KBytes CPU access supports the following interface options: 8/16-bit ISA interface Serial interface with MII port; recommended for light management Serial interface in lightly managed mode, or in unmanaged mode with optional I2C EEPROM interface Ethernet IEEE 802.3x flow control for full duplex ports, back pressure flow control for half duplex ports Ordering Information ZL50409GDG2 208-Ball LBGA 208-Ball LBGA**

**Pb Free Tin/Silver/Copper ° C Built-in reset logic triggered by system malfunction Built-In Self Test for internal SRAM IEEE-1149.1 (JTAG) test port

L2 switching MAC address self learning, 4 K MAC addresses MAC address table supports unicast and multicast MAC address and IP multicast address learning Supports IP Multicast with IGMP snooping, K IP Multicast groups

Zarlink Semiconductor Inc. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2003-2006, Zarlink Semiconductor Inc. All Rights Reserved.

Supports the following spanning standards IEEE 802.1D spanning tree IEEE 802.1w rapid spanning tree Supports Ethernet multicasting and broadcasting and flooding control

Supports the following VLAN standards port-based VLAN IEEE 802.1Q tag-based VLAN, 4 K VLANs Supports both shared VLAN learning (SVL) and independent VLAN learning (IVL) of MAC addresses Limited support for VLAN stacking ("Q-in-Q")

Search engine classification Classifies packets based on single field - Source and destination L4 logical ports, or - TOS/DS, or - VLAN (IEEE or - Physical port Assigns a transmission priority and drop precedence Packet filtering and security Static address filtering for source and/or destination MAC addresses Static MAC address not subject to aging Secure mode freezes MAC address learning (each port may independently use this mode) IEEE 802.1x access control Port-based priority: VLAN priority in a tagged frame can be overwritten by the priority of port VLAN ID

Two (2) transmission classes for FE ports and four (4) transmission classes for uplink port Scheduling using weighted fair queuing (WFQ) or strict priority (SP) discipline At egress, per-queue weighted random early discard (WRED) with 2 drop precedence levels Configurable WRED thresholds For FE ports, supports ingress and egress rate control Bandwidth rationing, Bandwidth on demand, SLA (Service Level Agreement) Granularity of rate regulation to 16 Kbps Ingress rate regulated using WRED, with 2 drop precedence levels, or flow control Output traffic regulation per class available on uplink port Fully supports Differentiated Services' Expedited and Assured Forwarding (EF and AF) per-hop behaviours Intelligent buffer management Achieves high buffer utilization while ensuring fairness among traffic classes and ports Buffer reservations per class and per source port Failover Features Rapid link failure detection using hardware-generated heartbeat packets link failover in less than 50 ms Supports concentration mode

Supports IEEE 802.3ad link aggregation Eight (8) groups to 8 ports per group Supports load sharing among trunk ports based on: - Source port - Source and/or destination MAC address Traffic Mirroring Physical port based (RMII enabled ports only) Source or destination MAC address based MAC address pair based Supports module hot swap on all ports

Description

The is a low density, low cost, high performance, non-blocking Ethernet switch chip. A single chip provides 8 ports at 10/100 Mbps, 1 uplink port at 10/100 Mbps, and a CPU interface for managed, lightly managed and unmanaged switch applications. The chip supports 4 K MAC addresses and 4 K tagged-based Virtual LANs (VLANs). With strict priority and/or WFQ transmission scheduling and WRED dropping schemes, the ZL50409 provides powerful QoS functions for various multimedia and mission-critical applications. The chip provides 2 transmission priorities (4 priorities for uplink port) and 2 levels of dropping precedence. Each packet is assigned a transmission priority and dropping precedence based on the VLAN priority field in a VLAN tagged frame, or the DS/TOS field, or the UDP/TCP logical port fields in IP packets. The ZL50409 recognizes a total of 16 UDP/TCP logical ports, 8 hard-wired and 8 programmable (including one programmable range). The ZL50409 provides the ability to monitor a link, detect a simple link failure, and provide notification of the failure to the CPU. The CPU can then failover that link to an alternate link. The ZL50409 supports to 8 groups of port trunking/load sharing. Each group can contain to 8 ports. Port trunking/load sharing can be used to group ports between interlinked switches to increase the effective network bandwidth. In half-duplex mode, all ports support backpressure flow control, to minimize the risk of losing data during long activity bursts. In full-duplex mode, IEEE 802.3x flow control is provided. The ZL50409 also supports a per-system option to enable flow control for best effort frames, even on QoS-enabled ports. Statistical information for SNMP and the Remote Monitoring Management Information Base (RMON MIB) are collected independently for all ports. Access to these statistical counters/registers is provided via the CPU interface. SNMP Management frames can be received and transmitted via the CPU interface, creating a complete network management solution. The ZL50409 is fabricated using 0.18 micron technology. The ZL50409 is packaged a 208-pin Ball Grid Array package.


 

Related products with the same datasheet
ZL50409GDG2
ZL50409GDC
Some Part number from the same manufacture Zarlink Semiconductor
ZL50409GDG2 Managed 9-Port Fast Ethernet SwitchThe ZL50409 is a low density, low cost, high performance, non-blocking Ethernet switch. A single chip provides 9 ports at 10/100 Mbps and a CPU interface for managed
ZL50400 Lightly Managed/Unmanaged 9-Port Fast Ethernet Switch The ZL50400 is a low density, low cost, high performance, non-blocking Ethernet switch. A single chip provides 9 ports at 10/100 Mbps and a CPU interface
ZL50404 Lightly Managed/Unmanaged 5-Port Fast Ethernet SwitchThe ZL50404 is a low density, low cost, high performance, non-blocking Ethernet switch. A single chip provides 5 ports at 10/100 Mbps and a CPU interface
ZL50407 Lightly Managed/Unmanaged 8-Port Fast Ethernet + 1 Gb Ethernet SwitchThe ZL50407 is a low density, low cost, high performance, non-blocking Ethernet switch. A single chip provides 8 ports at 10/100 Mbps,
ZL50411 Managed 9-Port Fast Ethernet Switch with Private VLANThe ZL50411 is a low density, low cost, high performance, non-blocking Ethernet switch. A single chip provides 9 ports at 10/100 Mbps and a CPU interface
ZL50402 Managed 2-Port Fast Ethernet + 1 G Ethernet SwitchThe ZL50402 is a low density, low cost, high performance, non-blocking Ethernet switch. A single chip provides 2 ports at 10/100 Mbps, 1 port at 1 Gbps
ZL30120 SONET/SDH/Ethernet Multi-Rate Line Card Synchronizer Product Status - Production File Download datasheetA full Design Manual is available to qualified customers. To register, please send an email
ZL30122 SONET/SDH Low Jitter Line Card SynchronizerThe ZL30122 SONET/SDH Line Card Synchronizer is a highly integrated device that provides timing and synchronization for network interface cards. The DPLL is capable
ZL30123 SONET/SDH Low Jitter Line Card Synchronizer The ZL30123 SONET/SDH Line Card Synchronizer is a highly integrated device that provides timing and synchronization for network interface cards. It incorporates
ZL38004 Dedicated Voice Processor with Dual Channel Codec The ZL38004 is supported by the ZLS38500 firmware pack for hands-free car kits and the ZLS38501 firmware pack for speakerphone.Features * 100 MHz (200
PX5410 he growing use of the Internet and the increasing demand for storage area network (SAN) solutions has created the need for next generation physical layer ICs. In addition the introduction of 4 G Fiber
PX5419A he Zarlink PX5419A 12X3 Gbps VCSEL Driver* with ACJTAG is a twelve-channel VCSEL driver designed for various 12x3 Gbps parallel PMD applications. It consists of a DC-coupled amplifier with selectable modulation
PX5420 The Zarlink PX5420 optical receiver is a single channel TIA/LA optical receiver designed for various applications to 4.25 Gbps. It consists of a transimpedance amplifier (TIA) and an AC-coupled differential
PX5514 The Zarlink PX5514 4x4 Gbps VCSEL Driver is a four-channel VCSEL driver designed for various 4x4 Gbps parallel optics and CWDM PMD applications. It consists of a DC-coupled amplifier with selectable modulation
PX5524 The growing use of the Internet has created increasingly higher demand for multi-Gbps I/O performance. The demand for 40+ Gbps WAN bandwidth fuels the growth of short-reach 10 Gbps infrastructures within
PX6410 The Zarlink PX6410 10 Gbps serial VCSEL driver is designed for various 10 Gbps PMD applications. It consists of a DC-coupled amplifier with adjustable modulation and bias currents optimized for driving
PX6419 The Zarlink PX6419 12X10 Gbps VCSEL Driver* is a 12-channel VCSEL driver designed for various 12x10 Gbps, 120 Gbps parallel optics and CWDM PMD applications. It consists of a DC-coupled amplifier with
PX6420 The Primarion® PX6420 10 Gbps receiver is a single channel TIA/LA optical receiver designed for various 10 Gbps PMD applications. It consists of a transimpedance amplifier and an AC-coupled differential
PX6514 The Zarlink PX6514 4x10 Gbps VCSEL Driver is a four-channel VCSEL driver designed for various 4x10 Gbps parallel optics and CWDM PMD applications. It consists of a DC-coupled amplifier with selectable
PX6524 The transimpedance amplifier is AC-coupled internally to a high-gain, high-bandwidth differential limiting amplifier. The limiting amplifier provides a differential back-terminated CML output that can be used
MT90224 The MT90222/223/224 family, are multi-rate inverse multiplexing for ATM (IMA) and transmission convergence (TC) devices that process ATM traffic for transmission over T1/E1, fractional T1/E1 and DSL lines.
Same catergory

AD9856 : CMOS 200 MHZ Quadrature Digital Upconverter. Universal Low Cost Modulator Solution for Communications Applications to 80 MHz Output Bandwidth Integrated 12-Bit D/A Converter Programmable Sample Rate Interpolation Filter Programmable Reference Clock Multiplier Internal SIN(x)/x Compensation Filter >52 dB SFDR @ 40 MHz AOUT >48 dB SFDR @ 70 MHz AOUT >80 dB Narrowband SFDR @ 70 MHz A OUT +3 V Single.

AFE1103 : Hdsl/mdsl Analog Front End. q COMPLETE ANALOG INTERFACE T1, E1, AND MDSL OPERATION q CLOCK SCALEABLE SPEED q SINGLE CHIP SOLUTION q +5V ONLY OR 3.3V DIGITAL) q 250mW POWER DISSIPATION q 48-PIN SSOP TO +85°C OPERATION q SECOND SOURCED BY BROOKTREE Bt8921 Burr-Brown's Analog Front End greatly reduces the size and cost of an HDSL or MDSL system by providing all of the active analog.

AT88SC0808C : Secure Memories. 8-Kbit User Memory With Authentication And Encryption..

CDB42L50 : Low Voltage, Stereo Codec With Headphone Amp.

CMM6004 : Cellular RF ic Mmic Power Amplifiers, 0.25-6.0 GHZ. Advanced Product Information February of 6) to 6.0 GHz Frequency Range 41 dBm Output 1.7 dB Noise Figure 18.5 dB Gain 23 dBm P1dB LGA Package Single Power Supply Single Input Matching Applications Wireless Local Loop Transmit and Receive UNII Transmit and Receive Dual Band 802.11 WLAN The is a high dynamic range amplifier designed for applications operating.

CS82C52 : CMOS Serial Controller Interface. The Intersil is a high performance programmable Universal Asynchronous Receiver/Transmitter (UART) and Baud Rate Generator (BRG) on a single chip. Utilizing the Intersil advanced Scaled SAJI IV CMOS process, the 82C52 will support data rates to 1M baud asynchronously with a 16X clock (16MHz clock frequency). The on-chip Baud Rate Generator can be programmed.

CYNSE10128-100FGC : Network Search Engines Processors. Ayama 10000 Network Search Engine. Thank you for your interest in Cypress products. This particular datasheet is released only under a non-disclosure agreement (NDA). Datasheets requiring an NDA may be requested here. We will expedite the NDA process so that you get the datasheet as soon as possible. If an NDA is already in place, we will mark the datasheet appropriately and send it to you using.

DG506ABK : Monolithic CMOS Analog Multiplexers.

LA8615M : Narrow-band Fm-if Amplifier For Pager Receiver.

LM4549 : ac '97 Rev 2.1 Codec With Sample Rate Conversion And National 3d Sound.

M28335 : Twelve Port T3/E3/STS-1 Line Interface Unit. Programmable pulse shaper to meet cross-connect pulse masks (ANSI T1.102-1993) SRAM-like 8-bit parallel microprocessor interface Serial Peripheral Interface (SPI) support Meets jitter tolerance and jitter generation s of Bellcore GR499, GR253, and ETSI TBR24 Alarms for coding violation and loss of signal Full diagnostic loopback capability Uses a minimum.

M68745L : RF Power Module For 806-870MHz, 3.8W FM Portable Radio. 8.5 PIN: 1 Pin : RF INPUT 2 VGG : GATE BIAS SUPPLY 3 VDD : DRAIN BIAS SUPPLY : RF OUTPUT 5 GND: FIN ABSOLUTE MAXIMUM RATINGS (Tc=25°C unless otherwise noted) Symbol VDD VGG Pin PO TC (OP) Tstg Parameter Supply voltage Gate bias voltage Input power Output power Operation case temperature Storage temperature Conditions f=806-870MHz, ZG=ZL=50 Ratings to +100.

MB15F02PFV : Dual Serial Input PLL Frequency Synthesizer. The Fujitsu is a serial input Phase Locked Loop (PLL) frequency synthesizer with a 2.0 GHz and a 500 MHz prescalers. a 128/129 for the 1.2 GHz prescaler, and a 32/33 for 500 MHz prescaler can be selected that enables pulse swallow operation. The latest BiCMOS process technology is used, resuItantly a supply current is limited as low 6.0 mA typ. at a supply.

MODEL232RMOP : Rack Mount or Panel Mount Rs-232 to Rs-232 Optical ISOlator. Rack Mount or Panel Mount to RS-232 Optical Isolator The Model 232RMOP optically isolates four RS-232 lines. One side of the isolator has a DB9S female connector (J1). This side of the isolator is referred as V1 side on the schematic. The other side of the isolator has a DB9P male connector (J2) and is referred to V2 side on the schematic. An option.

TDA5251F1 : Ask/fsk 315mhz Wireless Transceiver. Edition 2003-02-18 Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München, Germany All Rights Reserved. Attention please! The information herein is given to describe certain components and shall not be considered as warranted characteristics. Terms of delivery and rights to technical change reserved. We hereby disclaim any and all warranties,.

TL16C752PT : ti TL16C752, Dual Uart With 64-Byte Fifo. Pin Compatible With ST16C2550 With Additional Enhancements Supports to 3.125 Mbps Baud Rate to 2.1875 Mbps Baud Rate When Using Crystal (35 MHz Input Clock) to 3.125 Mbps Baud Rate When Using Oscillator or Clock Source (50 MHz Input Clock) 64-Byte Transmit FIFO 64-Byte Receive FIFO With Error Flags Programmable and Selectable Transmit and Receive FIFO.

VSC7192 : Switches. 2.12Gb/s Fibre Channel Switch (12-Port). AT !12 Ports Compliant to FC-PH, FC-PI !Fibre Channel Arbitrated Loop Operation Compliant to FC-AL and FC-AL-2 !106MHz TTL Reference Clock !Selectable Termination/Swing/Equalization !3.3V/2.5V Power Supply !9.5W Max. Power Dissipation !528-Pin, 40mm Enhanced Plastic BGA E AT !Fibre Channel Arbitrated Loop Operation at 1.0625Gb/s and 2.125Gb/s !Contains.

ZT8101 : Broadband & Access. Networking & Communications - Compute Boards & Platforms - CompactPCI* Components - Intel Netstructure ZT 8101 10/100 Ethernet Switch.

LMX2485 : The LMX2485 is a low power, high performance delta-sigma fractional-N PLL with an auxiliary integer-N PLL. The device is fabricated using National Semiconductor's advanced process. With delta-sigma architecture, fractional spurs at lower offset frequencies are pushed to higher frequencies outside the loop bandwidth. The ability to push close in spur.

 
0-C     D-L     M-R     S-Z