|Category||Communication => Network => Switches|
|Description||Managed 9-Port Fast Ethernet Switch with Private VLAN
The ZL50411 is a low density, low cost, high performance, non-blocking Ethernet switch. A single chip provides 9 ports at 10/100 Mbps and a CPU interface for managed and unmanaged switch applications. The ZL50411 supports up to 4K MAC addresses and enhanced port-based Virtual LANs (VLANs). It provides powerful QoS functions for various multimedia and mission-critical applications.
|Datasheet||Download ZL50411 datasheet
Integrated Single-Chip 10/100 Mbps Ethernet Switch Eight 10/100 Mbps auto-negotiating Fast Ethernet (FE) ports with RMII, MII, GPSI, Reverse MII & Reverse GPSI interface options One 10/100 Mbps auto-negotiating port with MII interface option, that can be used as a WAN uplink a 9th port a 10/100 Mbps Fast Ethernet (FE) CPU port with Reverse MII interface option Embedded 2.0 Mbits (256 KBytes) internal memory for control databases and frame data buffer Supports jumbo frames to 4 KBytes CPU access supports the following interface options: 8/16-bit ISA interface Serial interface with MII port; recommended for light management Serial interface in lightly managed mode, or in unmanaged mode with optional I2C EEPROM interface Ethernet IEEE 802.3x flow control for full duplex ports, back pressure flow control for half duplex ports Ordering Information ZL50411GDG2 208-Ball LBGA 208-Ball LBGA**
**Pb Free Tin/Silver/Copper ° C Built-in reset logic triggered by system malfunction Built-In Self Test for internal SRAM IEEE-1149.1 (JTAG) test port
L2 switching MAC address self learning, 4 K MAC addresses MAC address table supports unicast and multicast MAC address and IP multicast address learning Supports IP Multicast with IGMP snooping, K IP Multicast groups
Zarlink Semiconductor Inc. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2003-2006, Zarlink Semiconductor Inc. All Rights Reserved.
Supports the following spanning standards IEEE 802.1D spanning tree IEEE 802.1w rapid spanning tree Supports Ethernet multicasting and broadcasting and flooding control
Supports the following VLAN standards port-based VLAN IEEE 802.1Q tag-based VLAN, 4 K VLANs Supports both shared VLAN learning (SVL) and independent VLAN learning (IVL) of MAC addresses Limited support for VLAN stacking ("Q-in-Q") Supports Private VLAN Edge (Protected Ports)
Search engine classification Classifies packets based on single field - Source and destination L4 logical ports, or - TOS/DS, or - VLAN (IEEE or - Physical port Assigns a transmission priority and drop precedence Packet filtering and security Static address filtering for source and/or destination MAC addresses Static MAC address not subject to aging Secure mode freezes MAC address learning (each port may independently use this mode) IEEE 802.1x access control Port-based priority: VLAN priority in a tagged frame can be overwritten by the priority of port VLAN ID
Two (2) transmission classes for FE ports and four (4) transmission classes for uplink port Scheduling using weighted fair queuing (WFQ) or strict priority (SP) discipline At egress, per-queue weighted random early discard (WRED) with 2 drop precedence levels Configurable WRED thresholds For FE ports, supports ingress and egress rate control Bandwidth rationing, Bandwidth on demand, SLA (Service Level Agreement) Granularity of rate regulation to 16 Kbps Ingress rate regulated using WRED, with 2 drop precedence levels, or flow control Output traffic regulation per class available on uplink port Fully supports Differentiated Services' Expedited and Assured Forwarding (EF and AF) per-hop behaviours Intelligent buffer management Achieves high buffer utilization while ensuring fairness among traffic classes and ports Buffer reservations per class and per source port Failover Features Rapid link failure detection using hardware-generated heartbeat packets link failover in less than 50 ms Supports concentration mode
Supports IEEE 802.3ad link aggregation Eight (8) groups to 8 ports per group Supports load sharing among trunk ports based on: - Source port - Source and/or destination MAC address Traffic Mirroring Physical port based (RMII enabled ports only) Source or destination MAC address based MAC address pair based Supports module hot swap on all portsDescription
The is a low density, low cost, high performance, non-blocking Ethernet switch chip. A single chip provides 8 ports at 10/100 Mbps, 1 uplink port at 10/100 Mbps, and a CPU interface for managed, lightly managed and unmanaged switch applications. The chip supports 4 K MAC addresses and 4 K tagged-based Virtual LANs (VLANs). It also supports the Private VLAN Edge feature, allowing the ability to set up protected ports in a tagged-based VLAN system. With strict priority and/or WFQ transmission scheduling and WRED dropping schemes, the ZL50411 provides powerful QoS functions for various multimedia and mission-critical applications. The chip provides 2 transmission priorities (4 priorities for uplink port) and 2 levels of dropping precedence. Each packet is assigned a transmission priority and dropping precedence based on the VLAN priority field in a VLAN tagged frame, or the DS/TOS field, or the UDP/TCP logical port fields in IP packets. The ZL50411 recognizes a total of 16 UDP/TCP logical ports, 8 hard-wired and 8 programmable (including one programmable range). The ZL50411 provides the ability to monitor a link, detect a simple link failure, and provide notification of the failure to the CPU. The CPU can then failover that link to an alternate link. The ZL50411 supports to 8 groups of port trunking/load sharing. Each group can contain to 8 ports. Port trunking/load sharing can be used to group ports between interlinked switches to increase the effective network bandwidth. In half-duplex mode, all ports support backpressure flow control, to minimize the risk of losing data during long activity bursts. In full-duplex mode, IEEE 802.3x flow control is provided. The ZL50411 also supports a per-system option to enable flow control for best effort frames, even on QoS-enabled ports. Statistical information for SNMP and the Remote Monitoring Management Information Base (RMON MIB) are collected independently for all ports. Access to these statistical counters/registers is provided via the CPU interface. SNMP Management frames can be received and transmitted via the CPU interface, creating a complete network management solution. The ZL50411 is fabricated using 0.18 micron technology. The ZL50411 is packaged a 208-pin Ball Grid Array package.
|Related products with the same datasheet|
|Some Part number from the same manufacture Zarlink Semiconductor|
|ZL50411GDG2 Managed 9-Port Fast Ethernet Switch with Private VLANThe ZL50411 is a low density, low cost, high performance, non-blocking Ethernet switch. A single chip provides 9 ports at 10/100 Mbps and a CPU interface|
|ZL50402 Managed 2-Port Fast Ethernet + 1 G Ethernet SwitchThe ZL50402 is a low density, low cost, high performance, non-blocking Ethernet switch. A single chip provides 2 ports at 10/100 Mbps, 1 port at 1 Gbps|
|ZL30120 SONET/SDH/Ethernet Multi-Rate Line Card Synchronizer Product Status - Production File Download datasheetA full Design Manual is available to qualified customers. To register, please send an email|
|ZL30122 SONET/SDH Low Jitter Line Card SynchronizerThe ZL30122 SONET/SDH Line Card Synchronizer is a highly integrated device that provides timing and synchronization for network interface cards. The DPLL is capable|
|ZL30123 SONET/SDH Low Jitter Line Card Synchronizer The ZL30123 SONET/SDH Line Card Synchronizer is a highly integrated device that provides timing and synchronization for network interface cards. It incorporates|
|ZL38004 Dedicated Voice Processor with Dual Channel Codec The ZL38004 is supported by the ZLS38500 firmware pack for hands-free car kits and the ZLS38501 firmware pack for speakerphone.Features * 100 MHz (200|
|PX5410 he growing use of the Internet and the increasing demand for storage area network (SAN) solutions has created the need for next generation physical layer ICs. In addition the introduction of 4 G Fiber|
|PX5419A he Zarlink PX5419A 12X3 Gbps VCSEL Driver* with ACJTAG is a twelve-channel VCSEL driver designed for various 12x3 Gbps parallel PMD applications. It consists of a DC-coupled amplifier with selectable modulation|
|PX5420 The Zarlink PX5420 optical receiver is a single channel TIA/LA optical receiver designed for various applications to 4.25 Gbps. It consists of a transimpedance amplifier (TIA) and an AC-coupled differential|
|PX5514 The Zarlink PX5514 4x4 Gbps VCSEL Driver is a four-channel VCSEL driver designed for various 4x4 Gbps parallel optics and CWDM PMD applications. It consists of a DC-coupled amplifier with selectable modulation|
|PX5524 The growing use of the Internet has created increasingly higher demand for multi-Gbps I/O performance. The demand for 40+ Gbps WAN bandwidth fuels the growth of short-reach 10 Gbps infrastructures within|
|PX6410 The Zarlink PX6410 10 Gbps serial VCSEL driver is designed for various 10 Gbps PMD applications. It consists of a DC-coupled amplifier with adjustable modulation and bias currents optimized for driving|
|PX6419 The Zarlink PX6419 12X10 Gbps VCSEL Driver* is a 12-channel VCSEL driver designed for various 12x10 Gbps, 120 Gbps parallel optics and CWDM PMD applications. It consists of a DC-coupled amplifier with|
|PX6420 The Primarion® PX6420 10 Gbps receiver is a single channel TIA/LA optical receiver designed for various 10 Gbps PMD applications. It consists of a transimpedance amplifier and an AC-coupled differential|
|PX6514 The Zarlink PX6514 4x10 Gbps VCSEL Driver is a four-channel VCSEL driver designed for various 4x10 Gbps parallel optics and CWDM PMD applications. It consists of a DC-coupled amplifier with selectable|
|PX6524 The transimpedance amplifier is AC-coupled internally to a high-gain, high-bandwidth differential limiting amplifier. The limiting amplifier provides a differential back-terminated CML output that can be used|
|MT90224 The MT90222/223/224 family, are multi-rate inverse multiplexing for ATM (IMA) and transmission convergence (TC) devices that process ATM traffic for transmission over T1/E1, fractional T1/E1 and DSL lines.|
|ZL60038 The ZL60038 is a compact optical receiver designed for 650-nm plastic optical fiber (POF) based optical communication systems with data rates up to 250 Mbps.The optical receiver is assembled in a single|
|ZL33020 Zarlink’s ZL33020 Embedded Ethernet Switch offers integrated performance and QoS features that simplify the design of VoIP gateways, DSP modem pools and high-end traffic management cards employing NPU technology|
|ZLE60400 The ZLE60400 AMC (advanced mezzanine card) optical extender card for Serial RapidIO provides 25 Gbps of ATCA and microTCA system interconnect in a hot pluggable, standard AMC form factor. The ZLE60400|
|MH88422 The MH88422 Data Access Arrangement (D.A.A.) provides a complete interface between data transmission equipment and a telephone line. All functions are integrated into a single thick film hybrid module|
MT88L89AP : DTMF Transceivers Description = 3V Integrated DTMF Transceiver With Adaptive Micro Interface ;; Package Type = Pdip ;; No. Of Pins = 20
MT8966ASR : Fixed Encoding Law Description = Integrated Codec With U-law Companding And Sign Magnitude PCM Encoding (18 Pin PDIP) ;; Package Type = Pdip ;; No. Of Pins = 18
SP8602A : SP8602 - 500MHz Divide 2 Emitter Coupled Logic Divider
ZL40166DCB : ZL40166 - High Output Current, High Speed Dual Operational Amplifier
ZL60006TED : with Preamplifier Description = 1310nm, 1550nm, 2.5Gbps Pin With Preamplifier ;; Package Type = TO-46 With Lens ;; No. Of Pins = 4
ZL10313 : Satellite Channel Demodulator The ZL10313 is a QPSK/BPSK 1 - 45 MSps demodulator and channel decoder for digital satellite television transmissions to the European Broadcast Union ETS 300 421 specification. It receives analogue I and Q signals from the tuner, digitises and digitally demodulates th
ZL49031DCF1 : Wide Dynamic Range DTMF Receiver
MT90882 : TDM to Packet Processors
AN6095SH : Package =. Reception IF + transmission quadrature modulation IC for PHS and cellular telephone The is a single chip IC for PHS reception IF block and transmission block. Reception IF block is incorporating a 2nd down-mixer and a limiter/RSSI circuit which can operate for to 300 MHz of input frequency. Transmission block is incorporating a quadrature modulator,.
CT2513 : Ct2512 / Ct2513 / Ct2510 / Ct2511 Dual Redundant Remote Terminal For Mil-std-1553b.
DS2127 : T/E Carrier and Packetized Products. DS2127 Ultra3 Lvd/se Scsi 14-Line Terminator.
HIP0063AB : Hex Low Side MOSFET Driver With Serial or Parallel Interface And Diagnostic Fault Control.
LMX2371TMX : Pllatinum Dual Frequency Synthesizer For RF Personal Communications. LMX2370/LMX2371/LMX2372 PLLatinum Dual Frequency Synthesizer for RF Personal Communications LMX2370/LMX2371/LMX2372 PLLatinumTM Dual Frequency Synthesizer for RF Personal Communications 2.5 GHz/1.2 GHz 2.0 GHz/1.2 GHz 1.2 GHz/1.2 GHz The LMX237X are available a 24-pad chip scale (CSP) a 20-pin TSSOP surface mount plastic package. 2.7V5.5V operation.
LT1032C : Quad Low Power Line Driver. Low Operating Voltage: 15V 500µA Supply Current Zero Supply Current when Shut Down Outputs Can Be Driven ± 30V Thermal Limiting Output "Open" when Off (Three-State) 10mA Output Drive Pinout Similar to 1488 The a RS232 and RS423 line driver that operates over to ±15V range on low supply current and can be shut down to zero supply current. Outputs are fully.
LU3X31T-T64 : Single-port 3 V 10/100 Ethernet Transceiver TX. The is a fully integrated 10/100 Mbits/s physical layer device with an integrated transceiver. It is provided a 64-pin TQFP package with low-power operation and powerdown modes. Typical applications for this part are CardBus and PCMCIA Ethernet products. Operating 3.3 V, the is a powerful device for the forward migration of legacy 10 Mbits/s products.
LXT304A : Networking & Communications - Broadband & Access Products - te Carrier Access Components T1/E1 - Intel LXT304A Low-power Short-haul Transceiver.
MAX3861EVKIT : MAX3861EVKIT Evaluation Kit For The MAX3861. The MAX3861 EV kit is a fully assembled demonstration kit that provides easy evaluation of the 2.7Gbps +3.3V automatic gain-control amplifier. The evaluation kit also includes a calibration circuit that allows bandwidth measurements. o Fully Assembled and Tested o EV Kit Designed for 50 Interfaces SUPPLIER AVX Coilcraft Murata Venkel PHONE FAX PART.
MAX3885 : +3.3V, 2.488Gbps, Sdh/sonet 1:16 Deserializer With LVDS Outputs. o Single +3.3V Supply o 2.488Gbps Serial to 155Mbps Parallel Conversion o 660mW Operating Power o LVDS Data Outputs and Synchronization Inputs o Self-Biasing PECL Inputs Ease AC Coupling o Synchronization Inputs for Data Realignment and Reframing The MAX3885 deserializer is ideal for converting 2.488Gbps serial data to 16-bit wide, 155Mbps parallel.
MC68681 : Dual Asynchronous Receiver/transmitter.
MT9085BP : TDM/TSI Switches, Non-Blocking. = 1024 Channels TDM (ST-BUS) to Parallel Bus Access Circuit (PAC) ;; Package Type = PLCC ;; No. Of Pins = 68.
NWK954 : Quad Fast Ethernet Repeater. The is a fully integrated, unmanaged, 4-port Fast Ethernet Repeater conforming to the IEEE 802.3 100BASE-TX Standard. The device integrates the 802.3 Repeater functions with four 100BASE-TX PHY modules, enabling direct connection to the isolation transformers with no additional PHY components. It has built-in LED drivers for display of port activity.
PHI516160 : Wireless Bipolar Power Transistor, 60w 1450 - 1550 MHZ. Designed for Linear Amplifier Applications Class AB: -30 dBc Typ 3rd IMD at 60 Watts PEP Class A: +53 dBm Typ 3rd Order Intercept Point Common Emitter Configuration Internal Input Impedance Marching Diffused Emitter Ballasting `f Collector-Base Voltage Collector-Emitter Voltage Emitter-Base Voltage CollectorCurrent Power Dissipation JunctionTemperature.
PHM006 : Module->200-500 MHz. 10w 450-470 MHZ Power RF Amplifiers. The is a high gain high power amplifier design for the Tetra frequency range. It has two stages and uses the latest Ldmos technology transistors. The amplifier is designed for high linearity, -40dbc at Pout of 1W average power. Parameter DC supply Voltage 1 DC supply Voltage 2 Input Power Output Power Operating Case Temp. Storage Temp. Symbol Value.
SP5655CS : Frequency Synthesizers (50MHz to 3GHz). = 2.7GHz Bi-directional I2C Bus Controlled Synthesizer ;; Package Type = SOIC(N) ;; No. Of Pins = 16.
DS1873 : SFP+ Controller With Analog LDD Interface The DS1873 controls and monitors all functions for SFF, SFP, and SFP+ modules including all SFF-8472 functionality. The DS1873 provides APC loop, modulation current control, and eye safety functionality. The DS1873 continuously monitors for high output current, high bias current, and low and high transmit power.