|Category||Communication => Network => Ethernet/DS1/E1 (T1/E1) => Switches => Unmanaged Switches|
|Description||Description = Unmanaged 16-Port 10/100M + 2-Port 1G Ethernet Switch ;; Package Type = Bga ;; No. Of Pins = 553|
|Datasheet||Download ZL50417 datasheet
ntegrated Single-Chip 10/100/1000 Mbps Ethernet Switch 16 10/100 Mbps Autosensing, Fast Ethernet Ports with RMII or Serial Interface (7WS). Each port can independently use one of the two interfaces. 2 Gigabit Ports with GMII, PCS, 10/100 options per port Serial CPU interface for configuration Supports two Frame Buffer Memory domains with SRAM at 100 MHz Supports memory size 2 MB, 4 MB Applies centralized shared memory architecture to 64K MAC addresses Maximum throughput is 3.6 Gbps non-blocking High performance packet forwarding (10.712M packets per second) at full wire speed Full Duplex Ethernet IEEE 802.3x Flow Control Backpressure flow control for Half Duplex ports Supports Ethernet multicasting and broadcasting and flooding control Ordering Information ZL50417/GKC553 PIN HSBGA to +85°C Supports per-system option to enable flow control for best effort frames even on QoS-enabled ports Traffic Classification 4 transmission priorities for Fast Ethernet ports with 2 dropping levels Classification based on: Port based priority VLAN Priority field in VLAN tagged frame DS/TOS field in IP packet UDP/TCP logical ports: 8 hard-wired and 8 programmable ports, including one programmable range
Zarlink Semiconductor Inc. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2003, Zarlink Semiconductor Inc. All Rights Reserved.
Supports IEEE 802.1p/Q Quality of Service with 4 transmission priority queues with delay bounded, strict priority, and WFQ service disciplines Provides 2 levels of dropping precedence with WRED mechanism User controls the WRED thresholds. Buffer management: per class and per port buffer reservations Port-based priority: VLAN priority in a tagged frame can be overwritten by the priority of Port VLAN ID.
3 port trunking groups, one for the 2 Gigabit ports, and two groups for 10/100 ports, with 4 10/100 ports per group. Or 8 groups for 10/100 ports with 2 10/100 ports per group Load sharing among trunked ports can be based on source MAC and/or destination MAC. The Gigabit trunking group has one more option, based on source port. Port Mirroring to a dedicated mirroring port Full set of LED signals provided by a serial interface, or 6 LED signals dedicated to Gigabit port status only (without serial interface) Hardware auto-negotiation through serial management interface (MDIO) for Ethernet ports Built-in reset logic triggered by system malfunction Built-In Self Test for internal and external SRAM I²C EEPROM for configuration 553 BGA packageDescription
The is a high density, low cost, high performance, non-blocking Ethernet switch chip. A single chip provides 16 ports at 10/100 Mbps, 2 ports at 1000 Mbps. The Gigabit ports can also support 10/100M. The chip supports to 64K MAC addresses. The centralized shared memory architecture permits a very high performance packet forwarding rate to 5.357M packets per second at full wire speed. The chip is optimized to provide low-cost, high-performance workgroup switching. Two Frame Buffer Memory domains utilize cost-effective, high-performance synchronous SRAM with aggregate bandwidth of 12.8 Gbps to support full wire speed on all ports simultaneously. With delay bounded, strict priority, and/or WFQ transmission scheduling, and WRED dropping schemes, the ZL50417 provides powerful QoS functions for various multimedia and mission-critical applications. The chip provides 4 transmission priorities (8 priorities per Gigabit port) and 2 levels of dropping precedence. Each packet is assigned a transmission priority and dropping precedence based on the VLAN priority field in a VLAN tagged frame, or the DS/TOS field, and UDP/TCP logical port fields in IP packets. The ZL50417 recognizes a total of 16 UDP/TCP logical ports, 8 hard-wired and 8 programmable (including one programmable range). The ZL50417 supports 3 groups of port trunking/load sharing. One group is dedicated to the two Gigabit ports, and the other two groups to 10/100 ports, where each 10/100 group can contain to 4 ports. Port trunking/load sharing can be used to group ports between interlinked switches to increase the effective network bandwidth. In half-duplex mode, all ports support backpressure flow control, to minimize the risk of losing data during long activity bursts. In full-duplex mode, IEEE 802.3x flow control is provided. The ZL50417 also supports a per-system option to enable flow control for best effort frames, even on QoS-enabled ports. The Physical Coding Sublayer (PCS) is integrated on-chip to provide a direct 10-bit interface for connection to SERDES chips. The PCS can be bypassed to provide a GMII interface. The ZL50417 is fabricated using 0.25 micron technology. Inputs, however, are 3.3 V tolerant, and the outputs are capable of directly interfacing to LVTTL levels. The ZL50417 is packaged a 553-pin Ball Grid Array package.
|Related products with the same datasheet|
|Some Part number from the same manufacture Zarlink Semiconductor|
|ZL50417GKC Description = Unmanaged 16-Port 10/100M + 2-Port 1G Ethernet Switch ;; Package Type = Bga ;; No. Of Pins = 553|
|ZL50418 Description = Managed 16-Port 10/100M + 2-Port 1G Ethernet Switch ;; Package Type = Bga ;; No. Of Pins = 553|
|ZL60001 Description = High Speed 2.5 GBPS 850nm Vcsel ;; Package Type = TO-46 With Lens ;; No. Of Pins = 3|
|ZL60002 Description = High Speed 2.5 GBPS 850nm Vcsel With Power Monitor ;; Package Type = TO-46 With Lens ;; No. Of Pins = 3|
|ZL60003 Description = Plastic Optical Fiber Communications - 125 to 250Mbps ;; Package Type = TO-46 With Lens ;; No. Of Pins =|
|ZL60005 Description = Vcsel Laser Diode ;; Package Type = TO-46 With Lens ;; No. Of Pins =|
|ZL60006 Description = 1310nm, 1550nm, 2.5Gbps Pin With Preamplifier ;; Package Type = TO-46 With Lens ;; No. Of Pins = 4|
|ZL60007 Description = 1310nm, 1550nm 622Mbps Pin With Preamplifier ;; Package Type = TO-46 With Lens ;; No. Of Pins = 4|
|ZL60009 Description = 1310nm, 1550nm 155Mbps Pin With Preamplifier ;; Package Type = TO-46 With Lens ;; No. Of Pins = 4|
|ZL60010 High Performance Linear Pin 1300 Nm,1550 NM|
|ZL60010TBD Description = ;; Package Type = TO-46 With Lens ;; No. Of Pins = 3|
|ZL60011 Description = 1310nm, 1550nm 2.5Gbps Pin Preamplifier With Photo-current Monitor ;; Package Type = TO-46 With Lens ;; No. Of Pins = 5|
|ZL60012 1310 Nm, 1550 NM 270 MBPS Pin Preamplifier For Sdi Digital Television|
|ZL60012TBD Description = ;; Package Type = TO-46 With Lens ;; No. Of Pins = 4|
|ZL60013 1310 Nm, 1550 Nm, 1.5 GBPS Pin Preamplifier For Sdi HDTV|
|ZL60013TED Description = ;; Package Type = SC ;; No. Of Pins = 4|
|ZL60015 Pin/preamplifier 1300 NM - 1550 NM|
|ZL60101 Description = 12 X 2.7 GBPS Parallel Fiber Optic Transmitter ;; Package Type = Elect & Opt ;; No. Of Pins = 100|
|ZL60105 Description = 12 X 1.6 GBPS Parallel Fiber Optic Transmitter ;; Package Type = Elect & Opt ;; No. Of Pins = 100|
|ZL60301 Description = ;; Package Type = Elect & Opt ;; No. Of Pins = 100|
|ZL60401 622 Mbps, 1310 NM Uncooled Fabry-perot Laser Diode Module With Monitor|
CX86111 : Home Network Processors. High-performance Network Processor With Integrated Memory Management Unit (MMU).
CXA3201AN : RX Gain Control Amplifier. an RX gain control amplifier suitable for CDMA cellular/PCS phone. Wide gain control range Linear gain slope Wideband operation to 300MHz) Very small package (16 Pin SSOP) Low voltage operation Two input ports Power save function included Absolute Maximum Ratings Supply voltage VCC 6 V Operating temperature Topr to +125 °C Storage temperature Tstg to +150.
GT-64012A : Secondary Cache Controller For R4600/4650/4600/5000. 6HFRQGDU\ FDFKH FRQWUROOHU IRU WKH ELW 0,36 5 PLFURSURFHVVRUV /DUJH FDFKH VL]H VXSSRUW - 512KByte Fixed line size - 4 double-words (32 bytes) Write-through policy Direct mapping Physical address and tag Zero wait-states for cache hit Supports industry standard synchronous burst SRAMs - 32Kx36 Moderate Data SRAM speed required - 12ns for 50MHz Supports.
HIP6500CB : Multiple Linear Power Controller With Acpi Control Interface. Multiple Linear Power Controller with ACPI Control Interface The HIP6500 complements either HIP6021 in ACPI-compliant designs for microprocessor and computer applications. The IC integrates two linear controllers and two regulators, switching, monitoring and control functions into a 20-pin SOIC package. One linear controller generates the 3.3VDUAL voltage.
M68706 : RF Power Module For 250-270MHz, 12.5V, 30W FM Mobile Radio.
MAX3238 : +3.0V to +5.5V, 1 A, up to 250kbps, True RS-232 Transceiver With Autoshutdown Plus.
MAX3785EVKIT : MAX3785EVKIT Evaluation Kit For The MAX3785. The MAX3785 evaluation kit (EV kit) simplifies evaluation of the MAX3785 6.25Gbps equalizer. The EV kit enables testing of all device functions. SMA connectors with 50 controlled impedance to the MAX3785 are provided for all input and output ports to facilitate connection to high-speed test equipment. o SMA Connectors for All High-Speed Inputs and Outputs.
MT8840 : ISO2-cmos Data Over Voice Modem. Performs ASK (amplitude shift keyed) modulation and demodulation 32 kHz carrier frequency to 2 kbit/s full duplex data transfer rate On-chip oscillator On-chip tone caller for alerting functions Adjustable tone caller frequencies Selectable self-loop test mode 5V/2.5mA power supply ISO2 -CMOS and switched capacitor technologies 18 Pin DIP MT8840AE MT8840AS.
MT8986AE : TDM/TSI Switches, Blocking. = 512 X 256 Channels Multiple Rate Digital Switch (MRDX) With Constant Delay Mode ;; Package Type = Pdip ;; No. Of Pins = 40.
S2024 : Bicmos Pecl Clock Generator Load Crossbow 32 X 32 800 Mbit/s Crosspoint Switch.
SN65LVDM179 : Baud Rate Generator. High Speed Differential Line Drivers And Receivers.
XR16C854D : Quad Uart With Rx/tx Fifo Counters And 128-Byte Fifo. The is an enhanced quad Universal Asynchronous Receiver and Transmitter (UART) each with 128 bytes of transmit and receive FIFOs, transmit and receive FIFO counters and trigger levels, automatic hardware and software flow control, and data rates to 2 Mbps. Each UART has a set of registers that provide the user with operating status and control, receiver.
XSD400 : High-speed Analog N-channel/enhancement-mode DmosFETs. Fast switching. ton <1ns Low capacitance. Crss 0.3 pF (typ) threshold. <1.5V max Low CMOS and TTL Compatible Input Switch Drivers Video Switches Pullups Active VHF/UHF Amplifiers APPLICATIONS The SD400 and SD402 are N-Channel Enhancement Mode devices processed utilizing Calogic's proprietary high speed, low capacitance lateral DMOS technology.
B813 : XDSL SPLITTER FILTER MODULE POTS Central Office Splitter for standard ADSL applications Complies with option A of ETSI TS 101-952-1-1 with ZADSL connected Part of a standard series which has footprint compatibility ADSL2+ compatible.